Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER 7700 FAMILY / 7900 SERIES



http://www.infomicom.maec.co.jp/indexe.htm

Before using this material, please visit the above website to confirm that this is the most current document available.



Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.

• Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION HISTORY

7906 GROUP USER'S MANUAL

Rev.	Date		Description
		Page	Summary
1.0	07/04/01	- uge	First Edition
1.1	08/03/01	_	A blank page is inserted before CHAPTER 1.
2.0	12/03/01	1-5	Table 1.3.1
		2-8	Line 3
		3-3	Figure 3.1.2
		5-6	Line 6
		6-18	Line 8
		7-15	Line 10
		7-16	Line 5
		7-26 8-6	Line 7 Line 2
		8-7	Figure 8.2.6
		8-10	Figure 8.3.2
		8-16	Figure 8.4.3
		9-4	Figure 9.2.2
		9-5	Table 9.2.2
		9-6	Line 2
		9-13	Line 18
		10-3	Figure 10.1.1
		10-14	Figure 10.2.12
		10-16	Figure 10.2.15 Table 10.3.1 and Line 6
		10-17 11-17	Lines 9 and 13
		11-17	Figure 11.2.14
		11-19	Note 1 in Figure 11.2.1
		11-35	Line 26
		12-2	Table 12.1.1
		12-5	Note 5 in Figure 12.2.2
		12-7	Line 30
		12-11	Figure 12.2.8
		12-19	Figure 12.7.1
		12-20	Figure 12.7.2
		12-22 12-23	Figure 12.8.1 Figure 12.8.2
		12-25	Figure 12.8.2
		12-26	Figure 12.9.2
		12-28	Figure 12.10.1
		12-29	Figure 12.10.2
		13-3	Line 13
		17-6	Figure 17.3.1
		17-10	Figure 17.4.1
		17-11	Figure 17.4.2
		19-20 20-28	Table 19.3.1 Timer Bi mode register (i – 0 to 2) (Addresses 5B4c to 5D4c)
		20-28	Timer Bi mode register (i = 0 to 2) (Addresses 5B16 to 5D16) Note 1 in D-A control register (Address 9316)
		20-35	DC ELECTRICAL CHARACTERISTICS
		20-113	Timer A input : Test conditions
		20-116	External clock input
		20-119	ICC-f(XIN) standard characteristics
		_	A blank page is inserted after the end of Appendix 11.

Preface

This manual describes the hardware of the Mitsubishi CMOS 16-bit microcomputers 7906 Group. After reading this manual, the user will be able to understand the functions, so that they can utilize their capabilities fully.

For details of software, refer to the "7900 Series Software Manual."

For details of development support tools, refer to the "Mitsubishi Microcomputer Development Support Tools" Homepage (http://www.tool-spt.maec.co.jp/index_e.htm).

BEFORE USING THIS MANUAL

1. Constitution

This user's manual consists of the following chapters. Refer to the chapters relevant to the products and processor mode.

In this manual, "M37906" means all of or one of the 7906 Group products, unless otherwise noted. Each chapter, except for Chapter 19, describes functions of the 7906 Group product at MD0 and MD1 = Vss level.

• Chapter 1. DESCRIPTION to Chapter 17. DEBUG FUNCTION Functions which are common to all products is described.

Chapter 18. APPLICATIONS

Example of application are described.

• Chapter 19. FLASH MEMORY VERSION Characteristics information for the flash memory version is described.

• Appendix

Practical information for using the 7906 Group is described.

2. Remark

- Product expansion Refer to the latest datasheets or catalogs.
- Electrical characteristics Refer to the latest datasheets.
- Software

Refer to the "7900 Series Software Manual."

• Development support tools

Refer to the latest datasheets or catalogs.

Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (http://www.infomicom.maec.co.jp/indexe.htm)
- Mitsubishi Microcomputer Development Support Tools (http://www.tool-spt.maec.co.jp/index_e.htm)

3. Signal levels in Figure

As a rule, signal levels in each operation example and timing diagram are as follows.

• Signal levels

The upper line indicates "1," and the lower line indicates "0."

• Input/Output levels of pin

The upper line indicates "H," and the lower line indicates "L."

Foe the exception, the level is shown on the left side of a signal.

4. Register structure

The view of the register structure is described below:

					*2		*1	\neg	
XXX red	nister (ad	dress XX ₁₆)				b7 b6 b5	64 b3 b2	b1 b0	、
700010		*5 -			L	X	<u> </u>	Í 🔶)
Bit		Bit name		Function			At reset	(R/W)-	 * 3
0	•••sele	ct bit	0 : 1 : The value is "0" at re	eading.			Undefined	WO	
1	•••sele	ct bit	b2 b1 0 0 : 0 1 :				0	RW	
2			1 0 : 1 1 :				0	RW	
3	••• flag		0: 1:		_		0	RO	
4	Fix this b	pit to "0."					0	RW	
5	This bit is	s invalid in mode.					0	RW	
6	Nothing	is assigned.					Undefined	—	
7	The va	e is)0" at reading.					0	—	
*1 *2 *3	0 1 X 0 1 Undefined RW RO WO	*6 : Set to "0" or "1" according : Set to "0" at writing. : Set to "1" at writing. : Invalid depending on the re- : Nothing is assigned. : "0" immediately after : "1" immediately after : "	mode or state. It may be r reset. r reset. ely after reset. bit state at reading. The bit state at reading. The es valid. It is impossible ading"] is indicated in th bit state. The value is ading"] is indicated in th	written value e written valu to read the e "Function" undefined at e "Function"	ue becomes bit state. Th ' or "Note" co t reading. ' or "Note" co	invalid. Acc e value is u plumn, the l plumn, the l	indefined a bit is alway	t reading s "0" at	
* 4	Invalid for	that function or mode.							

Table of contents

CHAPTER 1. DESCRIPTION	
1.1 Performance overview	
1.2 Pin configuration	
1.3 Pin description	
1.4 Block diagram	

CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)	
2.1.1 Accumulator (Acc)	
2.1.2 Index register X (X)	
2.1.3 Index register Y (Y)	
2.1.4 Stack pointer (S)	
2.1.5 Program counter (PC)	
2.1.6 Program bank register (PG)	
2.1.7 Data bank register (DT)	
2.1.8 Direct page register 0 to 3 (DPR0 to DPR3)	
2.1.9 Processor status register (PS)	
2.2 Bus interface unit (BIU)	
2.2.1 Instruction prefetch	
2.2.2 Data Transfer (read and write)	2-12
2.3 Access space	
2.4 Memory assignment	
2.4.1 Memory assignment in internal area	
2.5 Processor modes	
2.5.1 Single-chip mode	
2.5.2 Setting of processor mode	
[Precautions for setting of processor mode]	

CHAPTER 3. RESET

3.1 Reset operation	
3.1.1 Hardware reset	
3.1.2 Software reset	
3.1.3 Power-on reset	
3.2 Pin state	
3.3 State of internal area	
3.4 Internal processing sequence after reset	3-15

CHAPTER 4. CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples	4-2
4.1.1 Connection example with resonator/oscillator	
4.1.2 Externally generated clock input example	. 4-2
4.1.3 Connection example of filter circuit	. 4-3

Table of contents

4.2 Clocks	
4.2.1 Clocks generated in clock generating circuit	
4.2.2 Clock control register 0	
4.2.3 Particular function select register 0	
[Precautions for clock generating circuit]	

CHAPTER 5. INPUT/OUTPUT PINS

5.1 Overview	
5.2 Programmable I/O ports	5-2
5.2.1 Direction register	5-3
5.2.2 Port register	
5.2.3 Pin POUTcut/INT4 (Port-P6-output-cutoff signal input pin)	
5.3 Examples of handling unused pins	

CHAPTER 6. INTERRUPTS

6.1 Overview	6-2
6.2 Interrupt sources	6-3
6.3 Interrupt control	6-5
6.3.1 Interrupt disable flag (I)	6-7
6.3.2 Interrupt request bit	
6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL)	6-7
6.4 Interrupt priority level	6-9
6.5 Interrupt priority level detection circuit	6-10
6.6 Interrupt priority level detection time	6-12
6.7 Sequence from acceptance of interrupt request until execution of interrupt routine.	6-13
6.7.1 Change in IPL at acceptance of interrupt request	6-14
6.7.2 Push operation for registers	6-15
6.8 Return from interrupt routine	6-16
6.9 Multiple interrupts	6-16
6.10 External interrupts	6-18
6.10.1 INTi interrupt	6-18
6.10.2 Functions of INT interrupt request bit	6-21
6.10.3 Switching of INT; to interrupt request occurrence factor	6-22
[Precautions for interrupts]	6-23

CHAPTER 7. TIMER A

7.1 Overview	
7.2 Block description	
7.2.1 Counter and Reload register (timer Ai register)	7-5
7.2.2 Timer A clock division select register	7-6
7.2.3 Count start register	7-7
7.2.4 Timer Ai mode register	
7.2.5 Timer Ai interrupt control register	
7.2.6 Port P2 and port P6 direction registers	7-10
7.3 Timer mode	7-11
7.3.1 Setting for timer mode	7-13
7.3.2 Operation in timer mode	7-14
7.3.3 Select function	7-15

[Precautions for timer mode]	7-17
7.4 Event counter mode	
7.4.1 Setting for event counter mode	7-21
7.4.2 Operation in event counter mode	
7.4.3 Switching between countup and countdown	
7.4.4 Selectable functions	
[Precautions for event counter mode]	
7.5 One-shot pulse mode	
7.5.1 Setting for one-shot pulse mode	
7.5.2 Trigger	
7.5.3 Operation in one-shot pulse mode	
[Precautions for one-shot pulse mode]	7-37
7.6 Pulse width modulation (PWM) mode	
7.6.1 Setting for PWM mode	
7.6.2 Trigger	
7.6.3 Operation in PWM mode	
[Precautions for pulse width modulation (PWM) mode]	7-47

CHAPTER 8. TIMER B

8.1 Overview	8-2
8.2 Block description	8-2
8.2.1 Counter and Reload register (timer Bi register)	8-3
8.2.2 Count start register	8-4
8.2.3 Timer Bi mode register	8-4
8.2.4 Timer Bi interrupt control register	8-5
8.2.5 Port P2 direction register, Port P5 direction register	8-6
8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode)	8-7
8.3 Timer mode	8-8
8.3.1 Setting for timer mode	
8.3.2 Operation in timer mode	8-11
[Precautions for timer mode]	8-12
8.4 Event counter mode	8-13
8.4.1 Count source	8-15
8.4.2 Setting for event counter mode	8-16
8.4.3 Operation in event counter mode	8-17
[Precautions for event counter mode]	8-18
8.5 Pulse period/Pulse width measurement mode	8-19
8.5.1 Setting for pulse period/pulse width measurement mode	
8.5.2 Operation in pulse period/pulse width measurement mode	8-23
[Precautions for pulse period/pulse width measurement mode]	8-29

CHAPTER 9. PULSE OUTPUT PORT MODE

9.1 Ov	verview	9-2
9.2 BI	ock description	9-3
9.2	2.1 Waveform output mode register	9-4
9.2	2.2 Three-phase output data registers 0, 1	9-6
9.2	2.3 Port P2 direction register, Port P7 direction register	9-9
9.2	2.4. Timers A0 to A4	-11
9.2	2.5. Pin P6OUTcut (pluse-output-cutoff signal input pin)	-13

9.3 Setting of pulse output port mode	
9.4 Pulse output port mode operation	
9.4.1 Pulse output trigger	
9.4.2 Operation at internal trigger	
9.4.3 Operation at external trigger	
[Precautions for pulse output mode]	

CHAPTER 10. THERR-PHASE WAVEFORM MODE

10.1 Overview	10-2
10.2 Block description	10-4
10.2.1 Waveform output mode register	10-5
10.2.2 Dead-time timer register	10-7
10.2.3 Three-phase output data register 0	
10.2.4 Three-phase output data register 1	10-10
10.2.5 Position-data-retain function control register	10-12
10.2.6 Port P5 direction register	10-13
10.2.7 Timers A0 through A2	10-13
10.2.8 Timer A3	
10.2.9 Output polarity set toggle flip-flop	10-15
10.2.10 Three-phase waveform mode I/O pins	10-16
10.2.11 Pin P6OUTcut (three-phase waveform-output-forcibly-cutoff signal input pi	in) 10-16
10.3 Three-phase mode 0	10-17
10.3.1 Setting for three-phase mode 0	10-17
10.3.2 Operation in three-phase wave mode 0	10-21
10.4 Three-phase mode 1	10-26
10.4.1 Setting for three-phase mode 1	
10.4.2 Operation in three-phase wave mode 1	10-30
10.5 Three-phase waveform output fixation	10-33
10.6 Position-data-retain function	10-35
10.6.1 Operation of position-data-retain function	10-35
[Precautions for three-phase waveform mode]	10-36

CHAPTER 11. SERIAL I/O

11.1 Overview	11-2
11.2 Block description	
11.2.1 UARTi transmit/receive mode register	
11.2.2 UARTi transmit/receive control register 0	
11.2.3 UARTi transmit/receive control register 1	
11.2.4 UARTi transmit register and UARTi transmit buffer register	
11.2.5 UARTi receive register and UARTi receive buffer register	
11.2.6 UARTi baud rate register (BRGi)	11-14
11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control	registers . 11-15
11.2.8 Serial I/O pin control register	
11.2.9 Port P8 direction register	
11.2.10 CTS/RTS function	
11.3 Clock synchronous serial I/O mode	
11.3.1 Transfer clock (Synchronizing clock)	
11.3.2 Transfer data format	11-22
11.3.3 Method of transmission	

Table of contents

11.3.4 Transmit operation	
11.3.5 Method of reception	
11.3.6 Receive operation	
11.3.7 Processing on detecting overrun error	
[Precautions for clock synchronous serial I/O mode]	
11.4 Clock asynchronous serial I/O (UART) mode	
11.4.1 Transfer rate (Frequency of transfer clock)	
11.4.2 Transfer data format	
11.4.3 Method of transmission	
11.4.4 Transmit operation	
11.4.5 Method of reception	
11.4.6 Receive operation	
11.4.7 Processing on detecting error	
11.4.8 Sleep mode	
[Precautions for clock asynchronous serial I/O (UART) mode]	

CHAPTER 12. A-D CONVERTER

12.1 Overview	
12.2 Block description	12-4
12.2.1 A-D control registers 0, 1	12-5
12.2.2 A-D register i (i = 0 to 4)	12-8
12.2.3 Comparator function select register 0, comparator result register 0	12-9
12.2.4 A-D conversion interrupt control register	
12.2.5 Port P7 direction register	12-11
12.3 A-D conversion method	12-12
12.4 Absolute accuracy and Differential non-linearity error	12-15
12.4.1 Absolute accuracy	
12.4.2 Differential non-linearity error	12-16
12.5 Comparison voltage in 8-bit resolution mode	12-17
12.6 Comparator function	12-18
12.7 One-shot mode	12-19
12.7.1 Settings for one-shot mode	12-19
12.7.2 One-shot mode operation	12-21
12.8 Repeat mode	12-22
12.8.1 Settings for repeat mode	12-22
12.8.2 Repeat mode operation	12-24
12.9 Single sweep mode	12-25
12.9.1 Settings for single sweep mode	12-25
12.9.2 Single sweep mode operation	
12.10 Repeat sweep mode 0	12-28
12.10.1 Settings for repeat sweep mode 0	12-28
12.10.2 Repeat sweep mode 0 operation	12-30
[Precautions for A-D converter]	12-31

CHAPTER 13. D-A CONVERTER

13.1 Overview	. 13-2
13.2 Block description	13-2
13.2.1 D-A control register	. 13-3
13.2.2 D-A Register i (i = 0, 1)	. 13-3

13.3 D-A conversion method	
13.4 Setting method	
13.5 Operation description	
[Precautions for D-A converter]	13-6

CHAPTER 14. WATCHDOG TIMER

14.1 Block description	
14.1.1 Watchdog timer	
14.1.2 Watchdog timer frequency select register	
14.1.3 Particular function select register 2	
14.2 Operation description	
14.2.1 Basic operation	
14.2.2 Stop period	
14.2.3 Operations in stop mode	
[Precautions for watchdog timer]	

CHAPTER 15. STOP AND WAIT MODES

15.1 Overview
15.2 Block description15-3
15.2.1 Particular function select register 015-4
15.2.2 Particular function select register 115-6
15.2.3 Watchdog timer frequency select register15-7
15.3 Stop mode
15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer) 15-8
15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer) 15-9
15.3.3 Terminate operation at hardware reset15-11
15.4 Wait mode15-12
15.4.1 Terminate operation at interrupt request occurrence
15.4.2 Terminate operation at hardware reset15-12

CHAPTER 16. POWER SAVING FUNCTIONS

16.1 Overview	16-2
16.1.1 Particular function select register 0	16-3
16.1.2 Particular function select register 1	16-5
16.2 Inactivity of system clock in wait mode	16-6
16.3 Stop of oscillation circuit	16-7
16.4 Pin VREF disconnection	16-7

CHAPTER 17. DEBUG FUNCTION

17.1 Overview	
17.2 Block description	
17.2.1 Debug control register 0	
17.2.2 Debug control register 1	
17.2.3 Address compare registers 0 and 1	
17.3 Address matching detection mode	
17.3.1 Setting procedure for address matching detection mode	
17.3.2 Operations in address matching detection mode	

Table of contents

17.4 Out-of-address-area detection mode	17-10
17.4.1 Setting procedure for out-of-address-area detection mode	
17.4.2 Operations in out-of-address-area detection mode	
[Precautions for debug function]	17-12

CHAPTER 18. APPLICATIONS

18.1 Application examples	
18.1.1 Application example of air-conditioner outdoor unit	
18.1.2 Application example of refrigerator	
18.1.3 Application example of washing machine	

CHAPTER 19. FLASH MEMORY VERSION

19.1 Overview	19-2
19.1.1 Memory assignment	19-4
19.1.2 Single-chip mode	19-6
19.1.3 Boot mode	19-8
19.2 Flash memory CPU reprogramming mode	19-9
19.2.1 Flash memory control register	19-10
19.2.2 Status register	19-12
19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming mode .	
19.2.4 Software commands	19-14
19.2.5 Full status check	19-16
19.2.6 Electrical characteristics	19-17
[Precautions for flash memory CPU reprogramming mode]	19-18
19.3 Flash memory serial I/O mode	19-19
19.3.1 Pin description	19-19
19.3.2 Example of handling control pins in flash memory serial I/O mode	19-23
[Precautions for flash memory serial I/O mode]	19-25
19.4 Flash memory parallel I/O mode	19-26
[Precautions for flash memory parallel I/O mode]	

APPENDIX

Appendix 1. Memory assignment in SFR area	
Appendix 2. Control registers	
Appendix 3. Package outline	20-44
Appendix 4. Examples of handling unused pins	
Appendix 5. Hexadecimal instruction code table	
Appendix 6. Machine instructions	
Appendix 7. Countermeasure against noise	
Appendix 8. 7906 Group Q & A	20-102
Appendix 9. M37906M4C-XXXFP electrical characteristics	
Appendix 10. M37906M4C-XXXFP Standard characteristics	20-117
Appendix 11. Memory assignment of 7906 Group	20-122

Blank Page

CHAPTER 1 DESCRIPTION

- 1.1 Performance overview
- 1.2 Pin configuration
- 1.3 Pin description
- 1.4 Block diagram

DESCRIPTION

1.1 Performance overview

1.1 Performance overview


Table 1.1.1 lists the performance overview of the M37906M4C-XXXFP/SP.

Table 1.1.1 M37906M4C-XXXFP/SP performance overview

	Items		Performance		
Number of basic instructions		tions	203		
Instruction execu	Instruction execution time		50 ns (the minimum instruction at $f(f_{sys}) = 20 \text{ MHz}$)		
External clock inp	out freq	uency f(XIN)	20 MHz (maximum)		
System clock free	quency	f(f _{sys})	20 MHz (maximum)		
Memory sizes	ROM		32 Kbyte		
	RAM		1024 bytes		
Programmable	<u>P1, P2</u>		8 bits X 2		
Input/Output ports	P5		3 bits X 1		
	P6		6 bits X 1		
	P7		5 bits X 1		
Multifunctional	TA0–T	A9	16 bits X 10		
timer	TB0–TB2		16 bits X 3		
Serial I/O UART0, UART1), UART1	(UART or clock synchronous serial I/O) X 2		
A-D converter	A-D converter		10-bit successive approximation method X 1 (5 channels)		
D-A converter			8 bits X 2		
Watchdog timer	Watchdog timer		12 bits X 1		
Interrupt		Maskable	5 external, 18 internal		
			(Any of priority levels 0 through 7 can be set for each interrupt, by software.)		
		Non-maskable	3 internal		
Clock generating	circuit	•	Built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)		
PLL frequency m	ultiplier		Double, Triple, or Quadruple		
Power source vo	ltage		5 V ± 0.5 V		
Power dissipation	า		125 mW (at f(f _{sys}) = 20 MHz		
Port Input/Output	lnput/O	utput withstand voltage	5 V		
characteristics	characteristics Output current		5 mA		
Memory expansion	Memory expansion		Not available. (Single-chip mode only)		
Operating ambie	nt temp	erature range	–20 °C to 85 °C		
Device structure			CMOS high-performance silicon gate process		
Package	M3	7906M4C-XXXFP	P 42-pin plastic molded SSOP (42P2R-E)		
	M37	7906M4C-XXXSP	42-pin shrink plastic molded SDIP (42P4B)		

1.2 Pin configuration

Figures 1.2.1 and 1.2.2 show the M37906M4C-XXXFP/SP pin configuratios.



DESCRIPTION

1.2 Pin configuration




Fig. 1.2.2 M37906M4C-XXXSP pin configuration (outline 42P4B, top view)

1.3 Pin description

1.3 Pin description


Tables 1.3.1 lists the pin description.

Pin	Name	Input/Output	Function		
Vcc, Vss	Power source input		Apply 5 V \pm 0.5 V to pin Vcc and 0 V to pin Vss.		
MD0	MD0	Input	This pin switches the operating mode. This is only for the		
MD1	MD1		single-chip mode, so connect this pin to Vss.		
RESET	Reset input	Input	The microcomputer is reset when "L" level is input to this pin.		
XIN	Clock input	Input	Pins XIN and XOUT are the input and output pins of the clock		
			generating circuit, respectively. Connect these pins via a		
			ceramic resonator or a quartz-crystal oscillator. When an		
Xout	Clock output	Output	external clock is input, this clock should be input to pin X_{IN} ,		
			and pin Xout should be left open.		
VCONT	Filter circuit connection		To use the PLL frequency multiplier, be sure to connect this		
			pin to the filter circuit.		
AVcc	Analog power source		The power source input pin for the A-D converter. Connect this		
	input		pin to Vcc.		
AVss			The power source input pin for the A-D and D-A converters.		
			Connect this pin to Vss.		
Vref	Reference voltage input	Input	This is the reference voltage input pin for the A-D and D-A converters.		
P10-P17	I/O port P1	I/O	P0 is an 8-bit CMOS I/O port and has an I/O direction register.		
			Each pin can function as an input or output port pin. By		
			software, these pins can function as I/O pins for serial I/O.		
P20-P27	I/O port P2	I/O	P2 is an 8-bit I/O port with the same function as port P1.		
			By software, these pins can function as I/O pins for timers		
			A4 and A9. Also, these pins can function as input pins for		
			timers B0 to B2, input pins for the external interrupts, or		
			trigger input pins in the pulse output port mode.		
P5₅–P57	I/O port P5	I/O	P5 is a 3-bit I/O port with the same function as port P1.		
			By software, these pins can function as input pins for timers B		
			to B2, input pins for external interrupts, or position data inpu		
			pins in the three-phrase waveform mode.		
P6₀–P6₅	I/O port P6	I/O	P6 is a 6-bit I/O port with the same function as port P1.		
			By software, these pins can function as I/O pins for timers A0 to		
			A2, or as motor drive waveform output pins.		
P70–P74	I/O port P7	I/O	P7 is a 5-bit I/O port with the same function as port P1.		
			By software, these pins can function as input pins for the		
			A-D converter, output pins for the D-A converter, input pins		
			for the external interrupts, or trigger input pins in the pulse		
			output port mode.		
P6OUTcut	P6OUTcut input	Input	This pin has the function to forcibly place port P6 pins in the		
			input mode (port-output-cutoff function). Also, this pin functions		
			as an input pin for INT4, and as an input pin for the port-output-		
			cutoff function in the motor drive waveform output mode.		

1.4 Block diagram

1.4 Block diagram

Figure 1.4.1 shows the M37906 block diagram.



CHAPTER 2 CENTRAL PROCESSING UNIT (CPU)

- 2.1 Central processing unit (CPU)
- 2.2 Bus interface unit (BIU)
- 2.3 Access space
- 2.4 Memory assignment
- 2.5 Processor modes

[Precautions for setting of processor mode]

2.1 Central processing unit (CPU)

2.1 Central processing unit (CPU)

The CPU (Central Processing Unit) has 13 registers shown in Figure 2.1.1.




Fig. 2.1.1 CPU registers

2.1 Central processing unit (CPU)

2.1.1 Accumulator (Acc)

Accumulators A and B are available. Also, accumulators A and B can be connected in series in order to be used as a 32-bit accumulator (accumulator E).

(1) Accumulator A (A)

Accumulator A is the main register of the microcomputer. The transaction of data such as calculation, data transfer, and input/output are performed mainly through accumulator A. It consists of 16 bits, and the low-order 8 bits can also be used separately. The data length flag (m) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag m is a part of the processor status register, which is described later. When an 8-bit register is selected, only the low-order 8 bits of accumulator A are used, and the contents of the high-order 8 bits is unchanged.

(2) Accumulator B (B)

Accumulator B is a 16-bit register with the same function as accumulator A. Accumulator B can be used instead of accumulator A. The use of accumulator B, however except for some instructions, requires more instruction bytes and execution cycles than those of accumulator A. Accumulator B is also affected by flag m just as in accumulator A.

(3) Accumulator E (E)

This 32-bit accumulator consists of accumulator A located in the low-order 16 bits and accumulator B located in the high-order 16 bits. This accumulator is used by an instruction that handles 32-bit data. It is not affected by flag m.

2.1.2 Index register X (X)

Index register X consists of 16 bits and the low-order 8 bits can also be used separately. The index register length flag (x) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag x is a part of the processor status register, which is described later. When an 8-bit register is selected, only the low-order 8 bits of index register X are used, and the contents of the high-order 8 bits are not unchanged.

In an addressing mode in which index register X is used as an index register, the address obtained by adding the contents of this register to the operand's contents is accessed.

Also, each of the MVP, MVN and RMPA instructions uses index register X.

* Refer to "7900 Series Software Manual" for addressing modes and instructions.

2.1.3 Index register Y (Y)

Index register Y is a 16-bit register with the same function as index register X. Just as in index register X, this register is affected by flag X.

2.1 Central processing unit (CPU)

2.1.4 Stack pointer (S)

The stack pointer (S) is a 16-bit register. It is used for a subroutine call or an interrupt. It is also used when addressing modes using the stack are executed. The contents of S indicate an address (stack area) for storing registers during subroutine calls and interrupts. Bank 016 is specified for the stack area. (Refer to section "2.3 Access space.")

When an interrupt request is accepted, the microcomputer stores the contents of the program bank register (PG) at the address indicated by the contents of S and decrements the contents of S by 1. Then the contents of the program counter (PC) and the processor status register (PS) are stored. The contents of S after accepting an interrupt request is equal to the contents of S decremented by 5 before accepting of the interrupt request. (See Figure 2.1.2.)

When completing the process in the interrupt routine and returning to the original routine, the contents of registers stored in the stack area are restored into the original registers in the reverse sequence (PS \rightarrow PC \rightarrow PG) by executing the **RTI** instruction. The contents of S is returned to the state before accepting an interrupt request.

The same operation is performed during a subroutine call, however, the contents of PS is not automatically stored. (The contents of PG may not be stored. This depends on the addressing mode.)

During interrupts or subroutine calls, the other registers are not automatically stored. Therefore, if the contents of these registers need to be held on, be sure to store them by software.

Additionally, the S's contents become "0FFF₁₆" at reset. The stack area changes when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure of the subroutine's nesting depth not to destroy the necessary data.






Fig. 2.1.2 Contents of stack area after accepting interrupt request

* Refer to "7900 Series Software Manual" for addressing modes and instructions.

2.1.5 Program counter (PC)

The program counter is a 16-bit counter that indicates the low-order 16 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. The contents of the high-order program counter (PC_H) become "FF₁₆," and the low-order program counter (PC_L) becomes "FE₁₆" at reset. The contents of the program counter becomes the contents of the reset's vector address (addresses FFFE₁₆, FFFF₁₆) just after reset. Figure 2.1.3 shows the program counter and the program bank register.





2.1.6 Program bank register (PG)

The memory space is divided into units of 64 Kbytes. This unit is called "bank." (Refer to section "2.3 Access space.")

The program bank register is an 8-bit register that indicates the high-order 8 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. These 8 bits indicate a bank.

When a carry occurs after adding the contents of the program counter or adding the offset value to the contents of the program counter in the branch instruction and others, the contents of the program bank register is automatically incremented by 1. When a borrow occurs after subtracting the contents of the program counter, the contents of the program bank register is automatically decremented by 1. Therefore, there is no need to consider bank boundaries during programming, usually.

This register is cleared to "0016" at reset.

2.1.7 Data bank register (DT)

The data bank register is an 8-bit register. In the following addressing modes using the data bank register, the contents of this register is used as the high-order 8 bits (bank) of a 24-bit address to be accessed.

Use the LDT instruction when setting a value to this register. This register is cleared to " 00_{16} " at reset.

- Addressing modes using data bank register
 - Direct indirect
 - •Direct indexed X indirect
 - •Direct indirect indexed $\ensuremath{\mathsf{Y}}$
 - Absolute
 - Absolute indexed X
 - Absolute indexed Y
 - •Absolute bit relative
 - •Stack pointer relative indirect indexed Y
 - •Multiplied accumulation

* Refer to "7900 Series Software Manual" for addressing modes.

2.1 Central processing unit (CPU)

2.1.8 Direct page register 0 to 3 (DPR0 to DPR3)

Each of direct page registers 0 to 3 (hereafter called the "DPRi") is a 16-bit register. The contents of this register specify the direct page area in bank 0_{16} or in the space across banks 0_{16} and 1_{16} . The following addressing modes use DPRi.

The contents of the DPRi indicate the base address (the lowest address) of the direct page area. The direct page area is specified in the space above this address.

After reset, whether to use DPR0 only or DPR0 to DPR3 can be selected by the direct page register switch bit. (See Figure 2.1.5). This selection specifies the direct page area. Table 2.1.1 lists the selection of the direct page register. Figure 2.1.4 shows setting examples of the direct page area.


At reset, DPR0 = " 0000_{16} ," and each of DPR1 to DPR3 becomes undefined.

- Addressing modes using direct page register
 - Direct
 - Direct indexed X
 - Direct indexed Y
 - Direct indirect
 - Direct indexed X indirect
 - Direct indirect indexed Y
 - Direct indirect long
 - Direct indirect long indexed Y
 - Direct bit relative

Table 2.1.1 Selection of direct page register

	Direct page register switch bit		
	0	1	
Usable DPRi	DPR0	DPR0 to DPR3	
Direct page area	256 bytes	64 bytes at	
		each DPRi	

* Refer to "7900 Series Software Manual" for addressing modes and instructions.





2.1 Central processing unit (CPU)

Bit	Bit name	Function	At reset	R/W
0	This bit may be either "0" or "1."		1	RW
1	Direct page register switch bit	0 : Only DPR0 is used. 1 : DPR0 through DPR3 are used.	0	RW (Note 1
6 to 2	Fix these bits to "00000."		0	RW
7	Internal ROM bus cycle select bit (Note 2)	0:3¢ 1:2¢	0	RW
Notes 1:	content.)	nged only once. (During the software execution, be sure not y by using the CPU reprogramming mode, clear this bit to "0.	-	

Fig. 2.1.5 Structure of processor mode register 1

2.1 Central processing unit (CPU)

2.1.9 Processor status register (PS)

PS is an 11-bit register.

Figure 2.1.6 shows the structure of PS. Refer to "**7900 Series Software Manual**" for detale about the change of each bit.




Fig. 2.1.6 Structure of PS

(1) Bit 0: Carry flag (C)

This flag retains a carry or a borrow generated in the arithmetic and logic unit (ALU) during an arithmetic operation. This flag is also affected by shift and rotate instructions.

Be sure to use the **SEC** or **SEP** instruction to set this flag to "1"; and be sure to use the **CLC** or **CLP** instruction to clear it to "0".

The contents of this flag is undefined at reset.

(2) Bit 1: Zero flag (Z)

This flag is set to "1" when the result of an arithmetic operation or data transfer is "0," and cleared to "0" when otherwise. This flag is invalid in the decimal arithmetic operation.

Be sure to use the **SEP** instruction to set this flag to "1"; and be sure to use the **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(3) Bit 2: Interrupt disable flag (I)

This flag disables all maskable interrupts except the following: the address matching detection, watchdog timer, and 0 division interrupts. Interrupts are disabled when this flag is "1." When an interrupt request has been accepted, this flag is automatically set to "1," and multiple interrupts become disabled. Be sure to use the **SEI** or **SEP** instruction to set this flag to "1"; and be sure to use the **CLI** or **CLP** instruction to clear this flag to "0." This flag is set to "1" at reset.

(4) Bit 3: Decimal mode flag (D)

This flag determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic operation is performed when this flag is "0." When it is "1," decimal arithmetic operation is performed with each 8 bits treated as 2-digit decimal (at m = 1) or each 16 bits treated as 4-digit decimal (at m = 0). Decimal adjust is automatically performed. Decimal operation is possible only with the **ADC**, **ADCB**, **SBC** and **SBCB** instructions. Be sure to use the **SEP** instruction to set this flag to "1"; and be sure to use the **CLP** instruction to clear it to "0." This flag is cleared to "0" at reset.

(5) Bit 4: Index register length flag (x)

This flag determines whether each of index register X and index register Y is used as a 16-bit register or an 8-bit register. That register is used as a 16-bit register when this flag is "0," and as an 8-bit register when it is "1" (Note). Be sure to use the **SEP** instruction to set this flag to "1"; and be sure to use the **CLP** instruction to clear it to "0." This flag is cleared to "0" at reset.

(6) Bit 5: Data length flag (m)

This flag determines whether to use data as a 16-bit unit or as an 8-bit unit. Each data is treated as a 16-bit unit when this flag is "0," and as an 8-bit unit when it is "1" (Note).

Be sure to use the **SEM** or **SEP** instruction to set this flag to "1," and be sure to use the **CLM** or **CLP** instruction to clear it to "0."

This flag is cleared to "0" at reset.

Note: When transferring data between registers which are different in bit length, this data is transferred with the length of the transfer destination register, except for the case where the TXA, TYA, TXB, TYB, and TXS instructions used. Refer to "7900 series software manual" for detail.

(7) Bit 6: Overflow flag (V)

This flag is used when addition or subtraction is performed with a word regarded as signed binary. The overflow flag is set to "1" when the result of addition or subtraction exceeds the range between -2147483648 and +2147483647 (when 32-bit length operation), the range between -32768 and +32767 (when 16-bit length operation), or the range between -128 and +127 (when 8-bit length operation).

The overflow flag is also set to "1" when the operation result of the **DIV** or **DIVS** instruction exceeds the length of the register which will store that result. <u>This flag is invalid in the decimal mode</u>. Be sure to use the **SEP** instruction to set this flag to "1," and be sure to use the **CLV** or **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(8) Bit 7: Negative flag (N)

This flag is set to "1" when the result of arithmetic operation or data transfer is negative. (The most significant bit of the result is "1.") It is cleared to "0" in all other cases. <u>This flag is invalid in the decimal mode</u>. Be sure to use the **SEP** instruction to set this flag to "1," and be sure to use the **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(9) Bits 10 to 8: Processor interrupt priority level (IPL)

These 3 bits can determine the processor interrupt priority level to one of levels 0 through 7. When the interrupt priority level of a requested interrupt, which has been set in the corresponding interrupt control register, is higher than IPL, that interrupt becomes enabled. When an interrupt request is accepted, IPL is stored in the stack area, and IPL is replaced by the interrupt priority level of the accepted interrupt request.

There are no instruction to directly set or clear the bits of IPL. IPL can be changed by storing the new IPL into the stack area and updating PS with the **PUL** or **PLP** instruction.

The contents of IPL is cleared to "0002" at reset.

2.2 Bus interface unit (BIU)

2.2 Bus interface unit (BIU)

The bus interface unit (hereafter called "BIU") performs the following two operations:

- Instruction prefetch
- Data transfer (read and write)

Figure 2.2.1 shows the bus and BIU.

BIU is structured with four kinds of registers shown in Figure 2.2.2. Table 2.2.1 lists the function of the BIU registers.




Fig. 2.2.1 Bus and BIU




Table 2.2.1 Functions of BIU registers

	<u> </u>
Name	Functions
Program	Indicates a storage address of the
address	instruction to be fetched into an
register	instruction queue buffer, next.
Instruction	Temporarily stores an instruction
queue buffer	which has been fetched.
Data address	Indicates an address from which data
register	will be read or to which data will be
	written, next.
Data buffer	Temporarily stores data which has
	been read from memory•I/O device
	by BIU or which will be written to
	memory•I/O device by the CPU.

Fig. 2.2.2 BIU registers' structure

In the M37906, the internal buses are used when the CPU accesses the internal area (the internal memory and SFR).

2.2.1 Instruction prefetch

While the CPU does not use the internal buses, the BIU reads instructions from the memory and then stores them in the instruction queue buffer. The CPU reads instructions from the instruction queue buffer and executes them, so that the CPU can operate at high speed without access to the memory, which requires a long access time.

The instruction queue buffer can store instructions up to 10 bytes. The contents of the instruction queue buffer is initialized when a branch is made, and the BIU reads a new instruction from the branch destination address.

When instructions in the instruction queue buffer are insufficient for the CPU's needs, the BIU extends the low-level duration of ϕ_{CPU} (See Figure 4.2.1.) in order to keep the CPU waiting until the BIU fetches instructions of the required byte number or more.

Figure 2.2.3 shows operating waveform examples

at instruction prefetch. Note that the operation of BIU's instruction prefetch also varies with the store addresses of instructions. Table 2.2.2 lists the store address of prefetched instructions.

When the instruction prefetch from internal memory, the instructions are fetched from 4-byte boundaries, 4 bytes at a time. (See Figure 2.2.3.)

Also, at branch, regardless of the low-order 2 bits' contents (AD₁ and AD₀) of the branch destination address, 4 bytes are fetched at time from the 4-byte boundaries. (See Figure 2.2.3.) In this case,

Table 2.2.2 Store	address of	prefetched instruction	۱
-------------------	------------	------------------------	---

	Low-order 3 bits		bits
	at store address		
	AD ₂	AD1	AD ₀
Even-numbered address	Х	X	0
4-byte boundaries	Х	0	0
8-byte boundaries	0	0	0

X: It may be either "0" or "1."

out of the data (instructions) which will be output onto the internal code buses, 4 bytes at a time, the instructions assigned at the branch destination address and the following addresses will be fetched into the instruction queue buffer. Accordingly, as listed in Table 2.2.3, the number of bytes to be fetched into the instruction queue buffer varies according to the branch destination address.

Table 2.2.3	Number of	of bytes t	to be	fetched into	o instruction	queue buffer
-------------	-----------	------------	-------	--------------	---------------	--------------

Low-order 2 bits of branch destination		Low-order 2 bits of address to be		Number of bytes to be
address		output onto address bus		fetched into instruction
AD ₁	AD ₀	AD ₁	AD ₀	queue buffer
0	0	0	0	4
0	1	0	0	3
1	0	0	0	2
1	1	0	0	1




Fig. 2.2.3 Operation waveform examples at instruction prefetch

2.2 Bus interface unit (BIU)

2.2.2 Data Transfer (read and write)

When the CPU reads or writes data from or to the internal area, it requests the BIU to read or write data. The BIU outputs control signals in order to control the internal address and data buses in response to the request from the CPU. The cycle where the following are performed is referred to "bus cycle":

• The BIU controls buses.

• Data transfer is performed between the internal area and BIU.

Table 2.2.4 lists the bus cycles at access to the internal area. Figure 2.2.4 shows operating waveform examples at reading from or writing to the internal area.

(1) Reading data

The CPU informs the BIU's data address register of the address where the data to be read is stored, so the CPU requests the data. In this case, the CPU waits until the requested data is ready in the BIU.

The BIU outputs the address informed by the CPU onto the internal address bus. Then, the CPU reads the contents of the informed address and takes them into the data buffer. The CPU continues processing using data in the data buffer.

(2) Writing data

The CPU informs the BIU's data address register of the address to which the data will be written, so the CPU writes the data into the data buffer. The BIU outputs the address informed by the CPU onto the internal address bus. Then, the BIU writes the data in the data buffer into the informed address.




Table 2.2.4 Bus cycles at access to internal area

Internal ROM bus cycle select bit: Bit 7 at address 5F16

Note: We usually recommend to select "bus cycle = 2 φ." When reprogramming the internal flash memory in the CPU reprogramming mode, be sure to select bus cycle = 3φ. (Refer to section "19.2 Flash memory CPU reprogramming mode.")

2.2 Bus interface unit (BIU)




Fig. 2.2.4 Operation waveform examples at reading from or writing to internal area

2.3 Access space

2.3 Access space

The access space of the M37906 is assigned to a 16-Mbyte space from addresses 0_{16} to FFFFF₁₆. (See Figure 2.3.1.) Note that only the internal memory can be accessed because the M37906 operates only in the single-chip mode.

The memory and I/O devices are assigned in the same access space. Accordingly, it is possible to perform transfer and arithmetic operations using the same instructions, without discrimination of the memory from I/O devices.




Fig. 2.3.1 M37906's access space

2.4 Memory assignment

This section describes the memory assignment in the internal area.

2.4.1 Memory assignment in internal area

SFR (Special Function Register), internal RAM, and internal ROM are assigned to the internal area. Figure 2.4.1 shows the memory assignment in the internal area.

(1) SFR area

The registers used to set the internal peripheral devices are assigned to addresses 0₁₆ to FF₁₆. This area is called SFR. Figures 2.4.2 and 2.4.3 show the SFR area's memory assignment. For each register in the SFR area, refer to each functional description in this manual. For the state of the SFR area immediately after reset, refer to section **"3.3 State of internal area."**

(2) Internal RAM area

The internal RAM area is used as a stack area, as well as an area to store data. Accordingly, be sure to set the nesting depth of a subroutine and multiple interrupts' level not to destroy the necessary data.

When the internal RAM area is followed by an unused area, <u>do not assign a program</u> to the last 8 bytes of the internal RAM area. (Data is allowed to be assigned there. Also, when the internal RAM area is followed by the internal ROM area succeedingly, a program is allowed to be assigned there.)

(3) Internal ROM area

Addresses FFB4₁₆ to FFFF₁₆ are the vector addresses for reset and interrupts. (This is called the interrupt vector table.)

<u>Do not assign a program</u> to the last 8 bytes of the internal ROM area. (Data is allowed to be assigned there.)

2.4 Memory assignment




Fig. 2.4.1 Memory assignment in internal area

2.4 Memory assignment

Address	
3516 U 3616	(Note 1)
1 16	(Note 1)
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	(Note 2)
	Port P1 register
-	(Note 2) Port P1 direction register
	Port P2 register
	(Note 2)
	Port P2 direction register
	(Note 2)
	(Note 2) Port P5 register
	(Note 2)
	Port P5 direction register
E16	Port P6 register
	Port P7 register
	Port P6 direction register
	Port P7 direction register
	(Note 2)
	(Note 2)
-	
1616	(Note 2)
1E16	A-D control register 0
-	A-D control register 1
	A-D register 0
	_
	A-D register 1
2416	A D register 2
	A-D register 2
	A-D register 3
1	
	A-D register 4
	(Note 2)
2B16	(Note 2)
	(Note 2)
	(Note 2)
	(Note 2) (Note 2)
	UART0 transmit/receive mode register
	UART0 baud rate register (BRG0)
3216	UART0 transmit buffer register
	UARTO transmit builer register
	UART0 transmit/receive control register 0
	UART0 transmit/receive control register 1
	UART0 receive buffer register
	UART1 transmit/receive mode register
3916	UART1 baud rate register (BRG1)
3A16	UART1 transmit buffer register
3B16	-
3C16	UART1 transmit/receive control register 0
3D16 3E16	UART1 transmit/receive control register 1
3⊏16 3F16	UART1 receive buffer register

Address	х.
4016	Count start flag 0
4016 4116	
	Count start flag 1
4216	One-shot start flag 0
4316	One-shot start flag 1
4416	Up-down flag 0
4516	Timer A clock division select register
4616	Timer A0 register
4716	
4816	Timer A1 register
4916	
4A16	Timer A2 register
4B16	
4C16	Timer A2 register
4D16	Timer A3 register
4E16	Timer A.4 an electron
4F16	Timer A4 register
5016	Time Doministry
5116	Timer B0 register
5216	
5316	Timer B1 register
5416	
5516	Timer B2 register
5616	Timer A0 mode register
5716	Timer A1 mode register
5816	Timer A2 mode register
59 16	Timer A3 mode register
5A16	Timer A4 mode register
5B16	Timer B0 mode register
5C16	Timer B1 mode register
5D16	Timer B2 mode register
5E16	Processor mode register 0
5F16	Processor mode register 1
60 ₁₆	Watchdog timer register
61 ₁₆	Watchdog timer frequency select register
62 ₁₆	Particular function select register 0
63 ₁₆	Particular function select register 1
64 ₁₆	Particular function select register 2
65 ₁₆	(Note 2)
66 ₁₆	Debug control register 0
67 ₁₆	Debug control register 1
68 ₁₆	
69 ₁₆	Address compare register 0 (Note 3)
6A16	·
6B16	
6C ₁₆	Address compare register 1 (Note 3)
6D ₁₆	
6E16	INT3 interrupt control register
6F16	INT4 interrupt control register
70 ₁₆	A-D conversion interrupt control register
71 ₁₆	UART0 transmit interrupt control register
72 ₁₆	UART0 receive interrupt control register
7216 7316	UART1 transmit interrupt control register
7316 74 ₁₆	UART1 receive interrupt control register
7516	Timer A0 interrupt control register
7516 7616	Timer A1 interrupt control register
77 ₁₆	Timer A2 interrupt control register
78 ₁₆	Timer A3 interrupt control register
7016 7916	Timer A4 interrupt control register
7916 7A16	
7A16 7B16	Timer B0 interrupt control register Timer B1 interrupt control register
7B16 7C16	Timer B1 interrupt control register
7C16 7D16	(Note 2)
7D16 7E16	· · · ·
7 E16 7F16	(Note 2) (Note 2)
1 🗆 16	(NOLE 2)

Address	3
8016	(Note 2)
8116	(Note 2)
8216	(Note 2)
8316	(Note 2)
8416	(Note 2)
8516	(Note 2)
8616	(Note 2)
8716	(Note 2)
8816	
8916	
8A16	(Note 2)
8B16	· ·
8C16	(Note 2)
8D16	
8E16	(Note 2)
8F16	· · ·
9016	(Note 2)
91 16	
9216	(Note 2)
9316	, ,
9416	
9516	External interrupt input read register
9616	D-A control register
97 16	
9816	D-A register 0
99 16	D-A register 1
9A16	-
9B16	
9C16	(Note 2)
9D16	(Note 2)
9E16	Flash memory control register (Note 4)
9F16	

Notes 1: Do not read from and write to this register.

2: Do not write to this register.
3: When these registers are accessed, set the address compare register access enable bit (bit 2 at address 6716) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.

Fig. 2.4.2 SFR area's memory map (1)

2.4 Memory assignment

ddress	
A016	(Note 5)
A116	
A216	(Note 5)
A316	
A416	(Note 5)
A516	
A616	Waveform output mode register
A716	Dead-time timer
A816	Three-phase output data register 0
A916	Three-phase output data register 1
AA16	Position-data-retain function control register
AB ₁₆	
AC ₁₆	Serial I/O pin control register
AD ₁₆	
AE ₁₆	Port P2 pin function control register
AF ₁₆	
B016	(Note 5)
B116	(Note 5)
B216	(Note 5)
B3 16	(Note 5)
B416	(Note 5)
B516	(Note 5)
B616	(Note 5)
B7 16	(Note 5)
B816	(Note 5)
B9 16	
BA ₁₆	(Note 5)
BB ₁₆	(Note 5)
BC ₁₆	Clock control register 0
BD ₁₆	(Note 5)
BE ₁₆	(Note 5)
BF ₁₆	(Note 5)

C016	Address	
C1 16 C2 16 C3 16 Up-down flag 1 C4 16 Up-down flag 1 C5 16 Timer A5 register C6 16 Timer A5 register C7 16 Timer A7 register CA 16 Timer A7 register CA 16 Timer A7 register CD 16 Timer A9 register CD 16 Timer A1 register D16 Timer A1 register D17 Timer A21 register D416 Timer A21 register D516 Timer A5 mode register D716 Timer A8 mode register D716 Timer A8 mode register D816 (Note 5) DC16 Comparator result register 0 D716 (Note 5) D17 (Note 5) E116 (Note 5) E116 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5) <td>ſ</td> <td></td>	ſ	
C216 Up-down flag 1 C516 Timer A5 register C716 Timer A5 register C716 Timer A6 register C916 Timer A7 register CA16 Timer A8 register C916 Timer A9 register CC16 Timer A9 register CD16 Timer A11 register D17 Timer A21 register D316 Timer A5 mode register D316 Timer A7 mode register D316 Timer A7 mode register D316 Timer A8 mode register D316 Timer A7 mode register D316 Timer A8 mode register D316 Comparator function select register 0 D416 Comparator function select register 0 D16 (Note 5) E16 Comparator feult register 0 D16 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5) E317 (Note 5)		
C416 Up-down flag 1 C516 Timer A5 register C716 Timer A5 register C816 Timer A6 register C916 Timer A7 register CA16 Timer A7 register CD16 Timer A9 register CD16 Timer A1 register D17 Timer A1 register D18 Timer A1 register D19 Timer A21 register D416 Timer A5 mode register D716 Timer A6 mode register D716 Timer A8 mode register D816 Timer A9 mode register D416 Comparator function select register 0 D516 Comparator result register 0 D516 Comparator result register 0 D516 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5) E316 <t< td=""><td></td><td></td></t<>		
C516 Timer A5 register C716 Timer A6 register C716 Timer A7 register CA16 Timer A7 register CC16 Timer A9 register CC16 Timer A9 register CF16 Timer A01 register D16 Timer A11 register D316 Timer A21 register D516 Timer A5 mode register D516 Timer A7 mode register D516 Timer A8 mode register D516 Timer A8 mode register D516 Timer A9 mode register D516 Comparator function select register 0 D16 (Note 5) D516 Comparator result register 0 D516 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) <t< td=""><td>C316</td><td></td></t<>	C316	
C616 Timer A5 register C716 Timer A6 register C816 Timer A6 register CA16 Timer A7 register CB16 Timer A8 register CD16 Timer A9 register D16 Timer A9 register D17 Timer A01 register D18 Timer A11 register D16 Timer A21 register D516 Timer A5 mode register D516 Timer A5 mode register D516 Timer A7 mode register D516 Timer A8 mode register D516 Timer A9 mode register D516 Comparator function select register 0 D516 Comparator result register 0 D516 Comparator result register 0 D516 Comparator result register 0 D516 Comparator function select register 0 D516 (Note 5) E116 (Note 5) E116 (Note 5) E116 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5)	C416	Up-down flag 1
C716Timer A5 registerC816Timer A6 registerC916Timer A7 registerC616Timer A8 registerC16Timer A9 registerC16Timer A9 registerC16Timer A11 registerD16Timer A21 registerD16Timer A21 registerD516Timer A5 mode registerD716Timer A7 mode registerD716Timer A8 mode registerD716Timer A9 mode registerD816Timer A7 mode registerD816Comparator function select register 0D16(Note 5)DC16Comparator result register 0D516Note 5)E116(Note 5)E116(Note 5)E116(Note 5)E316(Note 5)E416(Note 5)E516(Note 5)E516(Note 5)E516(Note 5)E716(Note 5)E	C516	
C / 16 C / 16 D / 16 C / 10 D / 16 D / 16 D / 16 C / 10 D / 16 D / 16 C / 10 C / 10 D / 16 C / 10 C / 10 D / 16 C / 10 C / 10 D / 16 C / 10 C / 10	C616	
C916 Timer A5 register CA16 Timer A7 register CD16 Timer A8 register CD16 Timer A9 register CF16 Timer A01 register D16 Timer A01 register D16 Timer A01 register D16 Timer A11 register D316 Timer A5 mode register D316 Timer A5 mode register D316 Timer A8 mode register D316 Timer A8 mode register D316 Timer A8 mode register D316 Timer A9 mode register D316 Timer A9 mode register D316 Options elect register 0 D16 (Note 5) D16 Comparator function select register 0 D516 Comparator result register 0 D516 (Note 5) E316 <	C7 ₁₆	Timer A5 register
C316 Timer A7 register C416 Timer A8 register C16 Timer A8 register C516 Timer A9 register C516 Timer A9 register C516 Timer A11 register D16 Timer A11 register D316 Timer A21 register D316 Timer A5 mode register D316 Timer A6 mode register D316 Timer A7 mode register D316 Timer A8 mode register D316 Timer A8 mode register D316 Timer A9 mode register D316 Comparator function select register 0 D416 Comparator result register 0 D516 Comparator function select register 0 D516	C816	
CB16 Timer A8 register CC16 Timer A8 register CF16 Timer A9 register D16 Timer A01 register D16 Timer A01 register D17 Timer A11 register D416 Timer A21 register D516 Timer A5 mode register D716 Timer A6 mode register D716 Timer A8 mode register D416 Timer A8 mode register D516 Comparator function select register 0 D616 (Note 5) DC16 Comparator result register 0 D516 Comparator result register 0 D516 Comparator result register 0 D516 (Note 5) E16 Comparator result register 0 D516 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E416 (Note 5) E516 (No	C916	Timer A6 register
CB16 Timer A8 register CC 16 Timer A9 register CF 16 Timer A01 register D016 Timer A01 register D116 Timer A01 register D216 Timer A11 register D316 Timer A21 register D516 Timer A5 mode register D516 Timer A6 mode register D516 Timer A7 mode register D516 Timer A8 mode register D516 Timer A8 mode register D516 Timer A8 mode register D516 Comparator function select register 0 D516 Comparator result register 0 D516 Comparator result register 0 D516 Comparator result register 0 D516 (Note 5) E016 (Note 5) E116 (Note 5) E116 (Note 5) E316 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E516 <td>CA16</td> <td>Timor A7 register</td>	CA16	Timor A7 register
CD16 Timer A8 register CE 16 Timer A9 register D16 Timer A01 register D17 Timer A01 register D316 Timer A11 register D316 Timer A21 register D516 Timer A5 mode register D516 Timer A5 mode register D516 Timer A7 mode register D316 Timer A9 mode register D316 Timer A9 mode register D316 (Note 5) DC16 Comparator function select register 0 D516 Comparator result register 0 D516 (Note 5) E116 (Note 5) E116 (Note 5) E316 (Note 5)	CB16	Timer A7 Tegister
CD16 Timer A9 register CF16 Timer A01 register D16 Timer A01 register D17 Timer A11 register D216 Timer A21 register D316 Timer A21 register D416 Timer A5 mode register D716 Timer A6 mode register D716 Timer A7 mode register D816 Timer A7 mode register D416 Timer A8 mode register D416 Timer A9 mode register D416 Comparator function select register 0 D516 Comparator result register 0 D516 Comparator result register 0 D516 Comparator function select register 0 D516 Conte 5) E216 (Note 5) E216 (Note 5) E216 (Note 5)<	CC 16	Timor A9 register
CF 16 Timer A01 register D116 Timer A01 register D216 Timer A11 register D316 Timer A21 register D516 Timer A21 register D516 Timer A5 mode register D716 Timer A6 mode register D716 Timer A7 mode register D716 Timer A9 mode register D716 Comparator function select register 0 D716 (Note 5) DC16 Comparator result register 0 D716 (Note 5) D516 Comparator result register 0 D716 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5)	CD16	Timer Ao register
CF+re C D016 Timer A01 register D116 Timer A11 register D316 Timer A21 register D416 Timer A21 register D516 Timer A5 mode register D716 Timer A7 mode register D316 Timer A7 mode register D316 Timer A9 mode register D316 (Note 5) DC16 Comparator function select register 0 D16 (Note 5) D216 Comparator result register 0 D16 (Note 5) D16 (Note 5) E016 (Note 5) E116 (Note 5) E316	CE 16	Timer A9 register
D116 Timer A01 register D216 Timer A11 register D316 Timer A21 register D516 Timer A5 mode register D516 Timer A5 mode register D516 Timer A5 mode register D516 Timer A6 mode register D516 Timer A7 mode register D516 Comparator function select register 0 D16 (Note 5) DC16 Comparator result register 0 D16 (Note 5) D516 Comparator result register 0 D16 (Note 5) D516 Comparator result register 0 D516 (Note 5) E16 (Note 5) E216 (Note 5) E316 (Note 5) E416 (Note 5	CF 16	Timer As register
D116 Timer A11 register D216 Timer A21 register D516 Timer A5 mode register D516 Timer A5 mode register D516 Timer A7 mode register D316 Timer A7 mode register D316 Timer A7 mode register D316 Timer A9 mode register D316 Comparator function select register 0 D16 (Note 5) DC16 Comparator result register 0 D516 Comparator result register 0 D516 (Note 5) E16 Comparator result register 0 D516 (Note 5) E16 (Note 5) E16 (Note 5) E316 (Note 5) E416 (Note 5) E316 (Note 5) E416 (Note 5) E516 (No	D016	Timer A01 register
D3:6 Timer A11 register D4:6 Timer A21 register D5:6 Timer A5 mode register D7:6 Timer A6 mode register D3:6 Timer A7 mode register D3:6 Timer A9 mode register D3:6 Timer A9 mode register D3:6 Timer A9 mode register D4:6 (Note 5) DC:6 Comparator function select register 0 D5:6 Comparator result register 0 D5:6 Comparator result register 0 D5:6 Comparator result register 0 D5:6 Comparator function select register 0 D5:6 Comparator result register 0 D5:6 Comparator function select segister 0 D5:6 Comparator result register 0 D5:6 Comparator function select segister 0 D5:6 Comparator function select segister 0 D5:6 Comparator function select segister 0 D5:6 Comparator result register 0 D5:6 Comparator segister 0 D5:6 Comparator segister 0 D5:6 Comparator segister 0	D1 16	Timer Auf Tegister
D316 Timer A21 register D416 Timer A5 mode register D516 Timer A5 mode register D716 Timer A6 mode register D916 Timer A8 mode register D416 Timer A9 mode register D416 Timer A9 mode register D416 Comparator function select register 0 D16 (Note 5) D516 Comparator result register 0 D516 (Note 5) D516 Comparator result register 0 D516 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E416 (Note 5) E516 (Note 5) <t< td=""><td>D216</td><td>Timer A11 register</td></t<>	D216	Timer A11 register
D5 16 Timer A2 register D5 16 Timer A5 mode register D7 10 Timer A6 mode register D8 10 Timer A7 mode register D9 10 Timer A8 mode register DA 11 Timer A9 mode register DB 16 (Note 5) DC 16 Comparator function select register 0 DF 16 (Note 5) DC 16 Comparator result register 0 DF 16 (Note 5) E0 16 (Note 5) E1 16 (Note 5) E2 16 (Note 5) E3 16 (Note 5) E3 16 (Note 5) E4 16 (Note 5) E4 16 (Note 5) E3 16 (Note 5) E4 16 (Note 5) E4 16 (Note 5) E5 16 (Note 5) E4 16 (Note 5) E4 16 (Note 5) E5 16 (Note 5) E6 16 (Note 5) E7 16 (Note 5) E7 16 (Note 5)		
D516 Timer A5 mode register D716 Timer A6 mode register D816 Timer A7 mode register D916 Timer A8 mode register DA16 Timer A9 mode register DA16 Timer A9 mode register DA16 Timer A9 mode register DA16 Comparator function select register 0 DF16 (Note 5) DE16 Comparator result register 0 DF16 (Note 5) E116 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E416 (Note 5) E516 (Note 5) E416 (Note 5) E516 (Note 5) E716 (Note 5)	D416	Timer A21 register
D716 Timer A6 mode register D816 Timer A7 mode register D916 Timer A8 mode register DA16 Timer A9 mode register DA16 Timer A9 mode register DB16 (Note 5) DC16 Comparator function select register 0 DD16 (Note 5) DE16 Comparator result register 0 DF16 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note	D516	TITICI AZ I TEYISTEI
D816 Timer A7 mode register D916 Timer A8 mode register DA16 Timer A9 mode register DB16 (Note 5) DC16 Comparator function select register 0 DD16 (Note 5) DE16 Comparator result register 0 DD16 (Note 5) DE16 Comparator result register 0 DF16 (Note 5) E016 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) E716 (Note 5) E016 (Note 5) E016 (Note 5) E016 (Note 5) E716 (Note 5) E716 (Note 5)	D616	Timer A5 mode register
D916 Timer A8 mode register DA16 Timer A9 mode register DB16 (Note 5) DC16 Comparator function select register 0 DD16 (Note 5) DE16 Comparator result register 0 DF16 (Note 5) E016 (Note 5) E116 (Note 5) E116 (Note 5) E116 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) E71		Timer A6 mode register
DA16 Timer A9 mode register DB16 (Note 5) DC16 Comparator function select register 0 DD16 (Note 5) DE16 Comparator result register 0 DF16 (Note 5) E016 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) E616 (Note 5) E716 (Note 5) E616 (Note 5) E716 (Note 5) F716	D816	Timer A7 mode register
DB16 (Note 5) DC16 Comparator function select register 0 DD16 (Note 5) DE16 Comparator result register 0 DF16 (Note 5) E016 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) F716 Timer A5 interrupt control register F716 Timer A5 interrupt control register <td></td> <td>Timer A8 mode register</td>		Timer A8 mode register
DC16 Comparator function select register 0 DD16 (Note 5) DE16 Comparator result register 0 DF16 (Note 5) E016 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5)<	DA16	Timer A9 mode register
DD16 (Note 5) DF16 Comparator result register 0 DF16 (Note 5) E016 (Note 5) E116 (Note 5) E116 (Note 5) E316 (Note 5) E316 (Note 5) E316 (Note 5) E416 (Note 5) E416 (Note 5) E416 (Note 5) E416 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) E016 (Note 5) E016 (Note 5) E716 (Note 5) E716 (Note 5) F716 (Note 5) F716 Timer A5 interrupt control register F716 Timer A5 interrupt control register F716 Timer A6 interrupt control register F716 Timer A6 interrupt contr	DB16	(Note 5)
DE16 Comparator result register 0 DF16 (Note 5) E016 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E416 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) E816 (Note 5) E916 (Note 5) E016 (Note 5) E16 (Note 5) E716 (Note 5) F016 F316 F316 F316 F316 Timer A5 interrupt control register F316 Timer A5 interrupt control register F316 Timer A3 interrupt control register F	DC16	Comparator function select register 0
DF16 (Note 5) E016 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) E816 (Note 5) E916 (Note 5) E016 (Note 5) E16 (Note 5) E716 (Note 5) F016 F316 F316 F316 F316 F316 F316 Timer A5 interrupt control register F316 Timer A6 interrupt control register F316 Timer A8 interrupt control register F316	DD16	(Note 5)
E016 (Note 5) E116 (Note 5) E216 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E716 (Note 5) F716 (Note 5) F716 Timer A5 interrupt control register F716 Timer A8 interrup	DE16	Comparator result register 0
E116 (Note 5) E216 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E516 (Note 5) E716 (Note 5) F716 (Note 5) F716 Timer A5 interrupt control register F716 Timer A5 interrupt control register F716 Timer A6 interrupt control register F716 Timer A8 interrupt control register F716 Timer A9 interrupt control register F716	DF16	(Note 5)
E216 (Note 5) E316 (Note 5) E416 (Note 5) E516 (Note 5) E616 (Note 5) E716 (Note 5) F716 Timer A5 interrupt control register F716 Timer A5 interrupt control register F716 Timer A5 interrupt control register F716 Timer A6 interrupt control register F716 Timer A9 interrupt control register F716 Timer A9 interrupt control register F716 E	E016	(Note 5)
E3:6 (Note 5) E4:6 (Note 5) E5:6 (Note 5) E6:6 (Note 5) E7:6 (Note 5) E9:6 (Note 5) EA:6 (Note 5) EA:6 (Note 5) EA:6 (Note 5) E7:6 (Note 5) E7:6 (Note 5) E7:6 (Note 5) E7:6 (Note 5) F7:6 F3:6 F7:6 Timer A5 interrupt control register F7:6 Timer A6 interrupt control register F7:6 Timer A8 interrupt control register F9:6 Timer A9 interrupt control register F3:6 E F6:6 Finer A9 interrupt control register F7:6 Timer A9 interrupt control register F9:6 Finer A9 interrupt control register F7:6 E <td>E1₁₆</td> <td>(Note 5)</td>	E1 ₁₆	(Note 5)
E4:6 (Note 5) E5:6 (Note 5) E6:6 (Note 5) E7:6 (Note 5) E8:6 (Note 5) E9:6 (Note 5) E4:6 (Note 5) E7:6 (Note 5) E8:6 (Note 5) E9:6 (Note 5) EA:6 (Note 5) EA:6 (Note 5) EC:6 (Note 5) E1:6 (Note 5) E7:6 (Note 5) E7:6 (Note 5) F0:6 (Note 5) F1:6 (Note 5) F2:6 F3:6 F3:6 F4:6 F4:6 Timer A5 interrupt control register F3:6 Timer A6 interrupt control register F3:6 Timer A3 interrupt control register F3:6 Timer A9 interrupt control register F3:6 E F3:6 Finer A9 interrupt control register F4:6 F5:6 F3:6 Finer A9 interrupt control register F4:6	E216	(Note 5)
E516 (Note 5) E516 (Note 5) E716 (Note 5) E716 (Note 5) E316 (Note 5) E916 (Note 5) EA16 (Note 5) EC16 (Note 5) ED16 (Note 5) EA16 (Note 5) FA16 (Note 5) FA16 Timer A5 interrupt control register F316 Timer A6 interrupt control register F316 Timer A7 interrupt control register F316 Timer A9 interrupt control register F316 Finer A9 interrupt control register F316 Finer A9 interrupt control register F316 Finer A9 interrupt control register F316 Fin	E316	(Note 5)
E6:6 (Note 5) E7:6 (Note 5) E7:6 (Note 5) E8:6 (Note 5) E9:6 (Note 5) EA:6 (Note 5) EA:6 (Note 5) EA:6 (Note 5) ED:6 (Note 5) E7:6 (Note 5) F0:6 (Note 5) F2:6 (Note 5) F3:6 Timer A5 interrupt control register F3:6 Timer A6 interrupt control register F3:6 Timer A7 interrupt control register F3:6 Timer A8 interrupt control register F3:6 Timer A9 interrupt control register F3:6 Finer A9 interrupt control register F3:6 Finer A9 interrupt control register F4:6 Finer A9 interrupt control register F4:6 Finer A9 interrupt control register	E416	(Note 5)
E716 (Note 5) E816 (Note 5) E916 (Note 5) EA16 (Note 5) EB16 (Note 5) EC16 (Note 5) ED16 (Note 5) ED16 (Note 5) ED16 (Note 5) ED16 (Note 5) EC16 (Note 5) ED16 (Note 5) EF16 (Note 5) F016 F016 F116 (Note 5) F216 (Note 5) F316 F316 F316 Timer A5 interrupt control register F316 Timer A6 interrupt control register F316 Timer A3 interrupt control register F316 Timer A9 interrupt control register F316 F316 F316 Timer A9 interrupt control register F316 F316 F316 F316 F316 F316 F316 F316 F316 F316 F316 F316	E516	
E816 (Note 5) E916 (Note 5) EA16 (Note 5) EB16 (Note 5) EC16 (Note 5) ED16 (Note 5) E16 (Note 5) F016 F016 F116 (Note 5) F216 (Note 5) F316 F316 F316 Timer A5 interrupt control register F316 Timer A6 interrupt control register F316 Timer A3 interrupt control register F316 Timer A9 interrupt control register F316 F316 F316 F316 F316 F316 F316 F316 F316 Timer A9 interrupt control register F316 F316 F316 F316 F316 F316 F316 F316 <tr< td=""><td></td><td>(Note 5)</td></tr<>		(Note 5)
E9.6 (Note 5) E9.6 (Note 5) EA16 (Note 5) ED16 (Note 5) ED16 (Note 5) ED16 (Note 5) EF16 (Note 5) F016 (Note 5) F216 (Note 5) F316 (Note 5) F316 F416 F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A6 interrupt control register F716 Timer A8 interrupt control register F316 F516 F516 Timer A9 interrupt control register F316 F516 F516 Timer A9 interrupt control register F316 F516 F516 Timer A9 interrupt control register F416 F516 F516 Timer A9 interrupt control register F416 F516 F516 Timer A9 interrupt control register	E716	(Note 5)
EA16 (Note 5) EA16 (Note 5) EB16 (Note 5) EC16 (Note 5) ED16 (Note 5) EF16 (Note 5) F016 (Note 5) F216 (Note 5) F316 (Note 5) F316 F416 F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A6 interrupt control register F316 Timer A6 interrupt control register F316 Timer A8 interrupt control register F316 Timer A9 interrupt control register F316 Finer A9 interrupt control register F316 Finer A9 interrupt control register	E816	(Note 5)
EB ₁₆ (Note 5) EC ₁₆ (Note 5) ED ₁₆ (Note 5) EF ₁₆ (Note 5) EF ₁₆ (Note 5) FO ₁₆ FO ₁₆ F3 ₁₆ FO ₁₆ F3 ₁₆ FO ₁₆ F4 ₁₆ FO ₁₆ F4 ₁₆ Timer A5 interrupt control register F3 ₁₆ Timer A6 interrupt control register F3 ₁₆ Timer A8 interrupt control register F3 ₁₆ Timer A9 interrupt control register F3 ₁₆ File F5 ₁₆ Timer A9 interrupt control register F4 ₁₆ File F5 ₁₆ File	E916	
EC16 (Note 5) ED16 (Note 5) EE16 (Note 5) EF16 (Note 5) F016 (Note 5) F016 (Note 5) F016 (Note 5) F216 (Note 5) F316 (Note 5) F316 Timer A5 interrupt control register F416 F516 F316 Timer A6 interrupt control register F316 Timer A6 interrupt control register F316 Timer A8 interrupt control register F316 Timer A9 interrupt control register F316 Finer A9 interrupt control register F416 F516 F516 Timer A9 interrupt control register F316 Finer A9 interrupt control register F316 F516 F516 F516 F516 F516 F516 F516 F516 F516 F516 F516 F516 F516	EA ₁₆	
ED16 (Note 5) EE16 (Note 5) EF16 (Note 5) F016 (Note 5) F016 (Note 5) F116 (Note 5) F216 (Note 5) F316 F316 F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 Timer A9 interrupt control register F316 F516 F716 Timer A9 interrupt control register F916 FTimer A9 interrupt control register F516 F516 F516 Timer A9 interrupt control register		(Note 5)
ED16 (Note 5) EE16 (Note 5) EF16 (Note 5) F016 (Note 5) F016 (Note 5) F116 (Note 5) F216 (Note 5) F316 F316 F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 Timer A9 interrupt control register F316 F516 F716 Timer A9 interrupt control register F916 FTimer A9 interrupt control register F516 F516 F516 Timer A9 interrupt control register	EC16	· · · ·
EF16 (Note 5) F016 (Note 5) F116 (Note 5) F216 (Note 5) F316 (Note 5) F316 F316 F416 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 F916 F916 Timer A9 interrupt control register FA16 FA16 F516 F016 F717 F016	r i i i i i i i i i i i i i i i i i i i	· · ·
F016 Image: Constraint of the second se	EE16	· · · ·
F116 (Note 5) F216 (Note 5) F316 (Note 5) F316 F316 F416 F516 F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register FA16 FA16 FB16 F516 F16 INTs interrupt control register	EF ₁₆	(Note 5)
F216 (Note 5) F316 F416 F516 Timer A5 interrupt control register F616 Timer A5 interrupt control register F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register F916 FF416 F816 FF416 F816 FF416 F816 FF416 F816 FF416 F816 FF416 F816 FF416	F016	
F316 Timer A5 interrupt control register F416 F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register FA16 FB16 FA16 FB16 FB16 FB16 FB16 FB16 FB16 FB16 FB16 FB16 FB16 FB16	F1 16	· · · · ·
F416 F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register FA16 FB16 F816 FB16	F216	(Note 5)
F516 Timer A5 interrupt control register F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register FA16 FB16 FB16 FC16 FD16 INTs interrupt control register F16 INTs interrupt control register	F316	
F616 Timer A6 interrupt control register F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register FA16 FA16 FD16 FD16 FD16 INTs interrupt control register F16 INTs interrupt control register	F416	
F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register FA16 FB16 FC16 FD16 FD16 INTs interrupt control register FE16 INTs interrupt control register		Timer A5 interrupt control register
F716 Timer A7 interrupt control register F816 Timer A8 interrupt control register F916 Timer A9 interrupt control register FA16 FB16 FC16 FD16 FD16 INTs interrupt control register FE16 INTs interrupt control register	F616	Timer A6 interrupt control register
F916 Timer A9 interrupt control register FA16		Timer A7 interrupt control register
FA16 FB16 FC16 FD16 FD16 FD16 INTs interrupt control register FE16	F816	Timer A8 interrupt control register
FB16 FC16 FD16 FD16 FE16	F9 ₁₆	Timer A9 interrupt control register
FC16 INTs interrupt control register FD16 INTs interrupt control register FE16 INTs interrupt control register	FA ₁₆	
FC16 INTs interrupt control register FD16 INTs interrupt control register FE16 INTs interrupt control register	FB ₁₆	
FE ₁₆ INT ₆ interrupt control register	FC ₁₆	
	FD ₁₆	INT5 interrupt control register
	FE ₁₆	INT6 interrupt control register
	FF ₁₆	

Note 5: Do not write to this register.

Fig. 2.4.3 SFR area's memory map (2)

2.5 Processor modes

The M37906 operates only in the single-chip mode. Figure 2.5.1 shows the memory assignment of the M37906.




Fig. 2.5.1 Memory assignment of M37906

2.5.1 Single-chip mode

In this mode, ports P1, P2, P5 to P7 serve as programmable I/O ports. (When an internal peripheral device is used, the corresponding port pin serves as the device's I/O pin).

In this mode, only the internal area (SFR, internal RAM, and internal ROM) can be accessed.

2.5 Processor modes

2.5.2 Setting of processor mode

The processor mode is set by the following:

Voltage level applied to the MD0 and MD1 pins

- Processor mode bits (bits 1 and 0 at address $5E_{16})$

The Vss-level voltage must be applied to the MD0 and MD1 pins, because the M37906 operates only in the single-chip mode. Also, the processor mode bit must be "00."

Figure 2.5.2 shows the structure of the processor mode register 0 (address 5E16).

Bit	Bit name	Function	At reset	R/W
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW
1	-	1 0 : Do not select. 1 1 : Do not select.	0	RW
2	Any of these bits may be either "	0" or "1."	0	RW
3	_		1	RW
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW
5		1 0 : 2 cycles of f_{sys} 1 1 : Do not select.	0	RW
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO
7	Fix this bit to "0."		0	RW

[Precautions for setting of processor mode]

[Precautions for setting of processor mode]

The M37906 operates only in the single-chip mode. Therefore, for the M37906, do as follows:

- The MD0 and MD1 pins must be connected to Vss.
- The processor mode bits (bits 0 and 1 at address 5E₁₆) must be fixed to "002."

[Precautions for setting of processor mode]

MEMORANDUM



- 3.1 Reset operation
- 3.2 Pin state
- 3.3 State of internal area
- 3.4 Internal processing sequence after reset

3.1 Reset operation

There are 3 ways to reset the microcomputer:

- Hardware reset : Apply "L" level of voltage to pin RESET while the power source voltage (Vcc) meets the recommended operating conditions.
- Software reset : Write "1" to the software reset bit (bit 6 at address 5E₁₆) while the power source voltage (Vcc) meets the recommended operating conditions.
- Power-on reset : After power-on, raise the voltage level at pin Vcc to the level, which meets the recommend operating conditions, with "L" level of voltage applied to pin RESET.

3.1 Reset operation

Operations of hardware, software, and power-on reset are described below.

3.1.1 Hardware reset

Figure 3.1.1 shows an example of hardware reset timing.




Fig. 3.1.1 Example of hardware reset timing

The following explains how the microcomputer operates in the above periods, to .

- ① After applying "L" level of voltage to pin RESET, the microcomputer initializes pins within a period of several ten cycles of f_{sys}. (Refer to section "**3.2 Pin state.**")
- ② The microcomputer initializes the central processing unit (CPU) and SFR area in the following periods. (Refer to section "3.3 State of internal area.")
 - While pin RESET is at "L" level.
 - In the period of 8 to 9 cycles of fsys after pin RESET goes from "L" to "H."
- ③ After ②, the microcomputer performs "Internal processing sequence after reset." (Refer to section "3.4 Internal processing sequence after reset.")
- ④ The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses FFFE₁₆ and FFFF₁₆).

3.1.2 Software reset

The microcomputer initializes pins, CPU, and SFR area just as in the case of hardware reset (Refer to sections "**3.2 Pin state**" and "**3.3 State of internal area**") by writing "1" to the software reset bit. (See Figure 3.1.2.)

After initialization is completed, the microcomputer performs "Internal processing sequence after reset." (Refer to section "3.4 Internal processing sequence after reset.") After that, it executes a program beginning with the address which has been set into the reset vector addresses (addresses $FFFE_{16}$ and $FFFF_{16}$).

roces	0			
Bit	Bit name	Function	At reset	R/W
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW
1		1 0 : Do not select. 1 1 : Do not select.	0	RW
2	Any of these bits may be either '	'0" or "1."	0	RW
3			1	RW
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW
5		1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW
6	Software reset bit	0	WO	
7	Fix this bit to "0."		0	RW

Fig. 3.1.2 Structure of processor mode register 0

3.1 Reset operation

3.1.3 Power-on reset

The following describes the operation of the microcomputer at power-on reset.

- ① After powered on, within the several ten cycles of f_{sys} after the voltage level at pin Vcc meets the recommended operating conditions with the voltage level at pin RESET = "L," the microcomputer initializes pins; refer to section "3.2 Pin state."
- ② After the voltage level at pin RESET goes from "L" to "H," the microcomputer initializes the CPU and SFR area within a period of 8 to 9 cycles of f_{sys}. (Contents of the internal RAM area become undefined; refer to section "3.3 State of internal area.")
- ③ After ②, the microcomputer performs "Internal processing sequence after reset."; refer to section "3.4 Internal processing sequence after reset."
- ④ The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses FFFE₁₆ and FFFF₁₆).

Figure 3.1.3 shows the power-on reset conditions. Figure 3.1.4 shows an example of a power-on reset circuit.

After the voltage level at pin Vcc meets the recommended operating conditions and the oscillator's operation is stabilized (see Figure 3.1.3.), apply "L" level of voltage to pin RESET for 10 μ s or more. When an oscillator is used, the time required for stabilizing oscillation depends on the oscillator. For details, contact the oscillator manufacturer.




Fig. 3.1.3 Power-on reset conditions




Fig. 3.1.4 Example of power-on reset circuit

3.2 Pin state

Table 3.2.1 lists the microcomputer's pin state while the voltage level at pin RESET is "L."

Table 3.2.1 Pin state	while voltage	level at pin	RESET is	"L"
-----------------------	---------------	--------------	-----------------	-----

Pin MD1's levelPin MD0's levelPin (Bus, Port) namePin stateMASK ROM version, Flash memory version (Note 1)VssP1, P2, P5–P7Floating.Flash memory version Flash memory versionVccVssP1, P2, P5–P7Floating.					
MASK ROM version,	Vss	Vss	P1, P2, P5–P7	Floating.	
Flash memory version					
(Note 1)	(Note 1)				
Flash memory version	Vcc	Vss	P1, P2, P5–P7	Floating.	
(Note 1)		Vcc	P1, P2, P5–P7	Floating (Note 2).	

Notes 1: Refer to "CHAPTER 19. FLASH MEMORY VERSION."
2: Pins P5₆, P5₇ and P6₀ to P6₅ output "H" or "L" level when "H" level of voltage is applied to pin V_{CONT} and "L" level to pins P7₀, P7₁.

3.3 State of internal area

3.3 State of internal area

Figure 3.3.1 shows the state of CPU registers immediately after reset. Figures 3.3.2 to 3.3.9 show the state of the SFR and internal RAM areas immediately after reset.

: "0" immediately after reset. : "1" immediately after reset. : Undefined immediately afte	Fix tl	nmediately after nis bit to "0."	r reset.	
Register name	State ir	nmediately afte	r reset	
Accumulator A (A)	b15	b8 b7	?	b0
	<u></u>		<u>'</u>	
Accumulator B (B)	b15	b8 b7	?	b0
Accumulator B (B)	?		?	
	b15	b8 b7		b0
Index register X (X)	?		?	
	b15	b8 b7		b0
Index register Y (Y)	?		?	
	b15	b8 b7		b0
Stack pointer (S)	0F16		FF16	
		_b7		b0
Data bank register (DT)			0016	
		_b7		b0
Program bank register (PG)			0016	
	b15	b8 b7		b0
Program counter (PC)	Contents at address F	FFF16 Cont	tents at address Fl	FFE16
	b15	b8 b7		b0
Direct page register 0 (DPR0)	0016		0016	
Direct page register i (DPRi)	b15 ?	b8 b7	?	b0
(i = 1 to 3)	b15	b8 b7	· ·	b0
Processor status register (PS)		0 0 ? ?	0 0 0 1	? ?
		IPL N V	mxDI	Z C

Fig. 3.3.1 State of CPU registers immediately after reset

3.3 State of internal area

RW : l RO : l <u>WO</u> : 1	t is possible to read the bit stat The written value becomes vali	e at reading. The written value becomes valid. e at reading. The written value becomes invalid. d. It is impossible to read the bit state. sible to read the bit state. The written value becomes invalid.	
0 :" 1 :" ? : U	mediately after reset 0" immediately after reset. 1" immediately after reset. Jndefined immediately after eset.	 O : Always "0" at reading. 1 : Always "1" at reading. ? : Always undefined at reading. O : "0" immediately after reset. Fix this bit to "0." 	
Address	Register name	Access characteristics 57 State immediate	ely after reset b0
0 16		(Note 1) ?	00
1 16		(Note 1) ?	
1 16 2 16		(Note 2) ?	
3 16	Port P1 register	RW ?	
4 16		(Note 2) ?	
5 16	Port P1 direction register	RW 001	6
6 16	Port P2 register	RW ?	
7 16	5	(Note 2) ?	
8 16	Port P2 direction register	RW 001	6
9 16	-	(Note 2) ?	
A ₁₆		(Note 2) ?	
B 16	Port P5 register	RW ?	?
C ₁₆		(Note 2) ?	
D ₁₆	Port P5 direction register	RW 0 0 0	?
E 16	Port P6 register	RW ?	?
F 16	Port P7 register	RW ?	?
10 16	Port P6 direction register		0 0 0 0
11 16	Port P7 direction register	RW ? 0 0	0 0 0 0
12 16		(Note 2) ?	
13 16		?	
14 16		(Note 2) ?	
15 16		?	
16 16		(Note 2) ?	
17 16		(Note 2) ?	
18 16		(Note 2) ?	
19 16		(Note 2) ?	
1A ₁₆		?	
1B ₁₆		?	
1C ₁₆		?	
1D ₁₆		?	
1E ₁₆	A-D control register 0		0 ? ? ?
1F 16	A-D control register 1	RW 0 0 0	0 0 ? ?

Fig. 3.3.2 State of SFR and internal RAM areas immediately after reset (1)

3.3 State of internal area

Address	s Register name	h7	Access cl	naracte	eristics	b 0	St	ate i	mme	diat	tely a	after	reset	t Lo
2016	A-D register 0	b7	(Note 3)	<u>b0</u>	<u>b7</u>			?	,			_ <u>b0</u>
21 ₁₆			•	Note 3			0	0	0	0	0	0	?	
22 ₁₆	A-D register 1		(Note 3)		-		•	- ?		-		
2316	J L L L L L L L L L L L L L L L L L L L		(Note 3)		0	0	0	0	0	0	?	
24 16	A-D register 2		(Note 3)			-		?		-	-	
2516			(Note 3)		0	0	0	0	0	0	?	
26 16	A-D register 3		(Note 3)					?				
27 16			(Note 3)		0	0	0	0	0	0	?	
28 16	A-D register 4		(Note 3)					?				
29 16			•	Note 3			0	0	0	0	0	0	?	
2A16			1)	lote 4)					?				
2B16			1)	lote 4)					?	1			
2C16			1)	Note 4)					?	r.			
2D ₁₆		(Note 4)			?									
2E16			1)	lote 4)					?	•			
2F16			1)	lote 4)					?	•			
30 16	UART0 transmit/receive mode register			RW						00				
31 16	UART0 baud rate register (BRG0)			WO						?				
3216	UART0 transmit buffer register			WO		_				?				
3316						WO				?				
34 16	UART0 transmit/receive control register 0		RW	RO	R۱		0	0	0	0	1	0	-	0
	UART0 transmit/receive control register 1		RO		RW R0	DRW	0	0	0	0	0	0	1	0
36 16	UART0 receive buffer register			RO						?				
3716						RO	0	0	0	0	0	0	0	?
3816	UART1 transmit/receive mode register			RW						00				_
39 16	UART1 baud rate register (BARG1)	WO						?						
3A16	UART1 transmit buffer register			WO						?				
3B16			D 144			WO				?				
3C16	UART1 transmit/receive control register 0		RW	RO	RV	_	0	0	0	0	1	0		0
3D16	UART1 transmit/receive control register 1		RO		RWR	JRW	0	0	0	0	0	0	1	0
3E16	UART1 receive buffer register			RO			-	-		?			•	
3F16						RO	0	0	0	0	0	0	0	?

Notes 3: The access characteristics at addresses 2016 to 2916 vary according to the contents of the comparator function select register 0 (address DC16). (Refer to "CHAPTER 12. A-D CONVERTER.")
 4: Do not write.

Fig. 3.3.3 State of SFR and internal RAM areas immediately after reset (2)

3.3 State of internal area

		b7		b0	b7							b
4016	Count start register 0		RW					00) 16			
41 16	Count start register 1		RW			?		0	0	0	0	0
4216	One-shot start register 0	RW	WO		0	?		0	0	0	0	0
4316	One-shot start register 1	RW	WO		0	?		0	0	0	0	C
44 ₁₆	Up-down register 0	WO	RW		0	0	0	0	0	0	0	C
4516	Timer A clock division select register		RW	/RW	0	0	0	0	0	0	0	C
4616	Timer AO register	/	(Note 5)					7	?			
4716	Timer A0 register		(Note 5)					7	?			
4816	Timor A1 register		(Note 5)					?	?			
49 ₁₆	Timer A1 register		(Note 5)					?	?			
4A16	Timor AQ register		(Note 5)					?	?			
4B ₁₆	Timer A2 register		(Note 5)					7	?			
4C ₁₆	Timer A2 register		RW					?	?			
4D ₁₆	Timer A3 register		RW					7	?			
4E16	Timer A 4 register		(Note 5)					?	?			
4F ₁₆	Timer A4 register		(Note 5)					?	?			
5016	Timer B0 register		(Note 6)					?	?			
51 16	Timer Bo register		(Note 6)					7	?			
5216			(Note 6)					7	?			
5316	Timer B1 register		(Note 6)					?	?			
5416	Timer B2 register		(Note 6)					7	?			
5516	Timer B2 register		(Note 6)					?				
5616	Timer A0 mode register		RW					00) 16			
5716	Timer A1 mode register		RW					00) 16			
5816	Timer A2 mode register		RW					00) 16			
59 ₁₆	Timer A3 mode register		RW					00) 16			
5A16	Timer A4 mode register		RW					00) 16			
5B16	Timer B0 mode register	RW (Note 7)	RW		0	0	?	0	0	0	0	(
5C16	Timer B1 mode register	RW (Note 7)	RW		0	0	?	0	0	0	0	(
5D16	Timer B2 mode register	RW (Note 7)	RW		0	0	?	0	0	0	0	(
5E16	Processor mode register 0	RWWO	RW		0	0	0	0	1	0	0	(
5F16	Processor mode register 1		RW		0	0	0	0	0	0	0	

Notes 5: The access characteristics at addresses 4616 to 4B16, 4E16, and 4F16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

6: The access characteristics at addresses 5016 to 5516 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

7: The access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

Fig. 3.3.4 State of SFR and internal RAM areas immediately after reset (3)

Watchdog timer register adog timer frequency select register cular function select register 0 cular function select register 1 cular function select register 2 Debug control register 0 Debug control register 1 dress comparison register 0	RWRW RW RW ROR	(Note	RW RW (Note 10) RW RW (Note 11) e 13) RW RW RW RO RW) 0 0 (Note 12)	Note ? 0 0 ? ? ? 0 0	0	<u> </u>	
cular function select register 0 cular function select register 1 cular function select register 2 Debug control register 0 Debug control register 1	RW	RW (Note 	RW (Note 10) RW RW (Note 11) e 13) RW RW RW RO RW	0 0 0	0 0 0 (Note 12)	0 0 0 0 ? ? 0 0	0	(No	0 te 1
cular function select register 1 cular function select register 2 Debug control register 0 Debug control register 1		RW (Note 	RW RW (Note 11) e 13) RW RW RO RW	0 0) 0 (Note 12)	0 0 ? ? 0 0	0	(No	te 1
cular function select register 2 Debug control register 0 Debug control register 1		(Note	e 13) RW RW R0 RW	1 0	(Note 12)	? ? 0 0			
Debug control register 0 Debug control register 1	ROR	1 20	RW RW RW RO RW	. 14	\\	?) (I	Note	12
Debug control register 1	ROR	1 20	RW RW RW RO RW	. 14	\\	0 0) (Note	12
Debug control register 1	ROR	RO	RW RW RO RW	. 14	\\		00	vole	
						$\gamma \mid \gamma$			· · · ·
dress comparison register 0			loto 14)			? 0	0	0	Q
		•	,			?			
			Note 14) Note 14)			?			
(•	Note 14)			?			
dress comparison register 1		•	Note 14)			? ?			
To interment or extend on eighter			-	2		-			
									0
1 0				:			_		0
					-		_	_	0
							-		0
					· ·	-	-		0
							_	_	0
					· ·		_	-	0
								_	0
					-		_	_	0
					•		_	-	0
						-	-	_	0
					•		_	_	0
							_	-	0
							_	_	0
		(Not				?			
		•				?			
		•	,			?			
	T3 interrupt control register T4 interrupt control register onversion interrupt control register T0 transmit interrupt control register T0 receive interrupt control register T1 receive interrupt control register er A0 interrupt control register er A1 interrupt control register er A2 interrupt control register er A3 interrupt control register er A4 interrupt control register er B0 interrupt control register er B1 interrupt control register er B2 interrupt control register er B2 interrupt control register er B2 interrupt control register er B2 interrupt control register	T4 interrupt control register interrupt control register i0 transmit interrupt control register i1 transmit interrupt control register interrupt control register er A0 interrupt control register er A1 interrupt control register er A2 interrupt control register er A3 interrupt control register er A4 interrupt control register er B0 interrupt control register er B1 interrupt control register	T3 interrupt control register T4 interrupt control register onversion interrupt control register T0 transmit interrupt control register T1 receive interrupt control register T2 neceive interrupt control register T3 interrupt control register T4 not interrupt control register T3 interrupt control register T4 interrupt control register T5 interrupt control register <td>T4 interrupt control registerRWconversion interrupt control registerRW10 transmit interrupt control registerRW10 receive interrupt control registerRW11 transmit interrupt control registerRW11 receive interrupt control registerRW11 receive interrupt control registerRW11 receive interrupt control registerRW11 receive interrupt control registerRW12 receive interrupt control registerRW13 receive interrupt control registerRW14 receive interrupt control registerRW15 ref A2 interrupt control registerRW16 ref A3 interrupt control registerRW17 registerRW16 ref A4 interrupt control registerRW17 registerRW17 registerRW17 registerRW18 ref A4 interrupt control registerRW19 ref B0 interrupt control registerRW10 ref B1 interrupt control registerRW</td> <td>T3 interrupt control registerRWT4 interrupt control registerRWconversion interrupt control registerRW</td> <td>T3 interrupt control registerRWT4 interrupt control registerRWonversion interrupt control registerRW0 transmit interrupt control registerRW70 receive interrupt control registerRW71 transmit interrupt control registerRW71 transmit interrupt control registerRW71 transmit interrupt control registerRW71 transmit interrupt control registerRW71 receive interrupt control registerRW72 receive interrupt control registerRW73 interrupt control registerRW74 interrupt control registerRW75 re A1 interrupt control registerRW76 re A1 interrupt control registerRW77 registerRW78 re A1 interrupt control registerRW79 re A1 interrupt control registerRW70 registerRW70 registerRW71 registerRW71 registerRW72 registerRW74 interrupt control registerRW70 registerRW71 registerRW72 registerRW73 interrupt control registerRW74 interrupt control registerRW75 registerRW76 registerRW77 registerRW78 registerRW79 registerRW70 registerRW70 registerRW71 registerRW72 registerRW73 registerRW74 register</td> <td>T3 interrupt control registerRWT4 interrupt control registerRWonversion interrupt control registerRW10 transmit interrupt control registerRW10 transmit interrupt control registerRW11 transmit interrupt control registerRW12 transmit interrupt control registerRW13 interrupt control registerRW14 transmit interrupt control registerRW15 anterrupt control registerRW16 anterrupt control registerRW17 anterrupt control registerRW18 anterrupt control registerRW19 anterrupt control registerRW10 anterrupt control registerRW11 anterrupt control registerRW12 anterrupt control registerRW13 anterrupt control registerRW14 anterrupt control registerRW15 anterrupt control registerRW16 anterrupt control registerRW17 anterrupt control registerRW18 anterrupt control registerRW19 anterrupt control registerRW10 anterrupt control registerRW10 anterrupt control registe</td> <td>T3 interrupt control registerRWT4 interrupt control registerRW0 transmit interrupt control registerRW0 transmit interrupt control registerRW10 transmit interrupt control registerRW10 transmit interrupt control registerRW11 transmit interrupt control registerRW12 transmit interrupt control registerRW13 transmit interrupt control registerRW14 transmit interrupt control registerRW15 transmit interrupt control registerRW16 transmit interrupt control registerRW17 transmit interrupt control registerRW16 transmit interrupt control registerRW17 transmit interrupt control registerRW16 transmit interrupt control registerRW17 transmit interrupt control registerRW10 transmit interrupt control registerRW17 transmit interrupt control registerRW18 transmit interrupt control registerRW19 transmit interrupt control registerRW10 transmit interrupt control registerRW10 transmit interrupt control register<!--</td--><td>T3 interrupt control register RW T4 interrupt control register RW 0 transmit interrupt control register RW 10 transmit interrupt control register RW 10 transmit interrupt control register RW 11 transmit interrupt control register RW 12 transmit interrupt control register RW 13 transmit interrupt control register RW 14 transmit interrupt control register RW 15 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control re</td></td>	T4 interrupt control registerRWconversion interrupt control registerRW10 transmit interrupt control registerRW10 receive interrupt control registerRW11 transmit interrupt control registerRW11 receive interrupt control registerRW11 receive interrupt control registerRW11 receive interrupt control registerRW11 receive interrupt control registerRW12 receive interrupt control registerRW13 receive interrupt control registerRW14 receive interrupt control registerRW15 ref A2 interrupt control registerRW16 ref A3 interrupt control registerRW17 registerRW16 ref A4 interrupt control registerRW17 registerRW17 registerRW17 registerRW18 ref A4 interrupt control registerRW19 ref B0 interrupt control registerRW10 ref B1 interrupt control registerRW	T3 interrupt control registerRWT4 interrupt control registerRWconversion interrupt control registerRW	T3 interrupt control registerRWT4 interrupt control registerRWonversion interrupt control registerRW0 transmit interrupt control registerRW70 receive interrupt control registerRW71 transmit interrupt control registerRW71 transmit interrupt control registerRW71 transmit interrupt control registerRW71 transmit interrupt control registerRW71 receive interrupt control registerRW72 receive interrupt control registerRW73 interrupt control registerRW74 interrupt control registerRW75 re A1 interrupt control registerRW76 re A1 interrupt control registerRW77 registerRW78 re A1 interrupt control registerRW79 re A1 interrupt control registerRW70 registerRW70 registerRW71 registerRW71 registerRW72 registerRW74 interrupt control registerRW70 registerRW71 registerRW72 registerRW73 interrupt control registerRW74 interrupt control registerRW75 registerRW76 registerRW77 registerRW78 registerRW79 registerRW70 registerRW70 registerRW71 registerRW72 registerRW73 registerRW74 register	T3 interrupt control registerRWT4 interrupt control registerRWonversion interrupt control registerRW10 transmit interrupt control registerRW10 transmit interrupt control registerRW11 transmit interrupt control registerRW12 transmit interrupt control registerRW13 interrupt control registerRW14 transmit interrupt control registerRW15 anterrupt control registerRW16 anterrupt control registerRW17 anterrupt control registerRW18 anterrupt control registerRW19 anterrupt control registerRW10 anterrupt control registerRW11 anterrupt control registerRW12 anterrupt control registerRW13 anterrupt control registerRW14 anterrupt control registerRW15 anterrupt control registerRW16 anterrupt control registerRW17 anterrupt control registerRW18 anterrupt control registerRW19 anterrupt control registerRW10 anterrupt control registerRW10 anterrupt control registe	T3 interrupt control registerRWT4 interrupt control registerRW0 transmit interrupt control registerRW0 transmit interrupt control registerRW10 transmit interrupt control registerRW10 transmit interrupt control registerRW11 transmit interrupt control registerRW12 transmit interrupt control registerRW13 transmit interrupt control registerRW14 transmit interrupt control registerRW15 transmit interrupt control registerRW16 transmit interrupt control registerRW17 transmit interrupt control registerRW16 transmit interrupt control registerRW17 transmit interrupt control registerRW16 transmit interrupt control registerRW17 transmit interrupt control registerRW10 transmit interrupt control registerRW17 transmit interrupt control registerRW18 transmit interrupt control registerRW19 transmit interrupt control registerRW10 transmit interrupt control registerRW10 transmit interrupt control register </td <td>T3 interrupt control register RW T4 interrupt control register RW 0 transmit interrupt control register RW 10 transmit interrupt control register RW 10 transmit interrupt control register RW 11 transmit interrupt control register RW 12 transmit interrupt control register RW 13 transmit interrupt control register RW 14 transmit interrupt control register RW 15 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control re</td>	T3 interrupt control register RW T4 interrupt control register RW 0 transmit interrupt control register RW 10 transmit interrupt control register RW 10 transmit interrupt control register RW 11 transmit interrupt control register RW 12 transmit interrupt control register RW 13 transmit interrupt control register RW 14 transmit interrupt control register RW 15 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control register RW 17 transmit interrupt control register RW 16 transmit interrupt control re



Addres	SS Register name		Access characteri			State immediately after reset
		b7		b0	b7	
8016			(Note 15)			?
81 16			(Note 15)			?
8216			(Note 15)			?
8316			(Note 15)			?
8416			(Note 15)			?
8516			(Note 15)			?
8616			(Note 15)			?
8716			(Note 15)			?
8816						?
8916						?
8A16			(Note 15)			?
8B16						?
8C16			(Note 15)			?
8D16						?
8E16			(Note 15)			?
8F16						?
9016			(Note 15)			?
91 ₁₆						?
9216			(Note 15)			?
93 ₁₆			(?
9416						?
9516	External interrupt input read-out register		RO			?
96 ₁₆	D-A control register			RWRW		? 00
97 ₁₆	2 / 100.110.109.000					?
98 ₁₆	D-A register 0		RW			0016
99 ₁₆	D-A register 0		RW			0016
9A ₁₆	D A register 1		1			?
9B16						?
9D16 9C16			(Note 15)			?
9D16			(Note 15)		_	?
9D16 9E16	Flach memory control register (Note 16)		RW RW	RW RO	C	
9E16 9F16	Flash memory control register (Note 16)			RWRO		0 0 0 0 0 0 0 1 ?
9 F 16						?
Note	 s 15 : Do not write. 16 : This register is allocated only to the VERSION.") This is not allocated 			efer to "CH/	PTE	R 19. FLASH MEMORY

Fig. 3.3.6 State of SFR and internal RAM areas immediately after reset (5)

	(Note 17)	?
		?
	(Note 17)	?
		?
	(Note 17)	?
		?
		0016
		?
		0016
		0016
sition-data-retain function control register	RW R0 R0 R0	? 0 0 0 0
		?
Serial I/O pin control register	RW RW RW RW	0 0 0 0 0 0 0 0
		?
Port P2 pin function control register	RW RW RW RW RW	0 ? ? ? 0 0 0 0
		?
		?
		?
		?
		?
		?
		?
		?
		?
	(Note 17)	?
		?
Clock control register 0	RWRWRWRW(Note 18)RWRW	
CIOCK CONTION TEGISTER O	(Note 17)	?
	(Note 17)	?
	Wave output mode register Dead-time timer Three-phase output data register 0 Three-phase output data register 1 sition-data-retain function control register Serial I/O pin control register Port P2 pin function control register	Dead-time timerWOThree-phase output data register 0RWThree-phase output data register 1RWsition-data-retain function control registerRW RO RO ROSerial I/O pin control registerRW RW RW RWPort P2 pin function control registerRW RW RW RW(Note 17)(Note 17)

Fig. 3.3.7 State of SFR and internal RAM areas immediately after reset (6)

3.3 State of internal area

Address	Register name	Access characteristics	State immediately after reset
CO 16		b7 b0	
C016 C116			?
C116 C216			?
C216 C316			?
			?
C416	Up-down register 1	WO RW	0 10101 0 10101010
C516	/		?
C616	Timer A5 register	RW	?
C7 ₁₆	Ĵ	RW	?
C816	Timer A6 register	RW	?
C9 ₁₆		RW	?
CA16	Timer A7 register	RW	?
CB ₁₆		RW	?
CC16	Timer A8 register	RW	?
CD ₁₆		RW	?
CE16		(Note 19)	?
CF ₁₆	Timer A9 register	(Note 19)	?
D016	Time of AQ, an elister	WO	?
D1 16	Timer A01 register	WO	?
D216	—	WO	?
D316	Timer A11 register	WO	?
D416	_	WO	?
D516	Timer A21 register	WO	?
D616	Timer A5 mode register	RW	0016
D7 16	Timer A6 mode register	RW	0016
D816	Timer A7 mode register	RW	0016
D916	Timer A8 mode register	RW	0016
DA16	Timer A9 mode register	RW	0016
DB16		(Note 20)	?
DC16	Comparator function select register 0	RW	
DD16		(Note 20)	?
DE ₁₆	Comparator result register 0	RW	00000000
DF16		(Note 20)	
DF ₁₆		(Note 20)	?

Notes 19 : The access characteristics at addresses CE₁₆ and CF₁₆ vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

20 : Do not write.

Fig. 3.3.8 State of SFR and internal RAM areas immediately after reset (7)

Address	Register name	Access c	haracteristics		Stat	e imr	medi	iatel	/ aft	er res	set
		b7	b	0	b7						b0
E016		(N	ote 21)				6	?			
E1 ₁₆		(N	ote 21)				6	?			
E216		(N	ote 21)				7	?			
E316		(N	ote 21)				7	?			
E416		(N	ote 21)				7	?			
E516		(N	ote 21)				1	?			
E616		(N	ote 21)				1	?			
E716		(N	ote 21)				1	?			
E816		(N	ote 21)				7	?			
E916		(N	ote 21)				,	?			
EA16		(N	ote 21)				<u> </u>	?			
EB16		(N	ote 21)				<u> </u>	?			
EC16		(N	ote 21)				6	?			
ED16		(N	ote 21)				, ,	?			
EE16		(N	ote 21)				1	?			
EF ₁₆		(N	ote 21)				1	?			
F016							7	?			
F1 16		(N	ote 21)				2	?			
F216		(N	ote 21)				1	?			
F3 16							1	?			
F4 16							1	?			
F516	Timer A5 interrupt control register		RW			?		0	0	0	0
F616	Timer A6 interrupt control register		RW			?		0	0	0	0
F7 16	Timer A7 interrupt control register		RW			?		0	0	0	0
F816	Timer A8 interrupt control register		RW			?		0	0	0	0
F9 16	Timer A9 interrupt control register		RW			?		0	0	0	0
FA ₁₆							(?			
FB ₁₆							1	?			
FC16							1	?			
FD ₁₆	INT5 interrupt control register		RW		?	0	0	0	0	0	0
FE ₁₆	INT6 interrupt control register		RW		?	0	0	0	0	0	0
FF 16	INT7 interrupt control register		RW		?	0	0		0		0
● Inte •At h	21 : Do not write to this register. ernal RAM area hardware reset										
•At to (wh	ermination of the stop or wait mode nen hardware reset is used for the term power-on reset	rmination.)	Retai WIT	ins the	e state in ction is e	nmedi xecut	ately ed.	befo	re the	e STP	or
Note	es 22 : When a reset operation starts reset before the completion of will become undefined.										

Fig. 3.3.9 State of SFR and internal RAM areas immediately after reset (8)

3.4 Internal processing sequence after reset

Figure 3.4.1 shows the internal processing sequence after reset.




Fig. 3.4.1 Internal processing sequence after reset

3.4 Internal processing sequence after reset

MEMORANDUM

CHAPTER 4 CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples4.2 Clocks[Precautions for clcok generating circuit]

4.1 Oscillation circuit examples

4.1 Oscillation circuit examples

To the oscillation circuit, a ceramic resonator or a quartz-crystal oscillator can be connected, or the clock which is externally generated can be input. Oscillation circuit examples are shown below.

4.1.1 Connection example with resonator/oscillator

Figure 4.1.1 shows an example where pins X_{IN} and X_{OUT} connect across a ceramic resonator/quartz-crystal oscillator.

The circuit constants such as Rf, Rd, CIN, and COUT (shown in "Figure 4.1.1") depend on the resonator/ oscillator. These values shall be set to the values recommended by the resonator/oscillator manufacturer.




Fig. 4.1.1 Connection example of resonator/oscillator

4.1.2 Externally generated clock input example

Figure 4.1.2 shows an input example of a clock which is externally generated. An external clock must be input from pin X_{IN} , and pin X_{OUT} must be left open.

When an externally generated clock is input, the power source current consumption can be saved by the stop of internal circuit's operation between pins X_{IN} and X_{OUT} . (Refer to "CHAPTER 16. POWER SAVING FUNCTION.")




Fig. 4.1.2 Externally generated clock input example

4.1 Oscillation circuit examples

4.1.3 Connection example of filter circuit

In the usage of the PLL frequency multiplier, be sure to connect a filter circuit with pin V_{CONT} . Figure 4.1.3 shows a connection example of the filter circuit.





Fig. 4.1.3 Connection example of filter circuit

CLOCK GENERATING CIRCUIT

4.2 Clocks

4.2 Clocks

Figure 4.2.1 shows the clock generating circuit block diagram.



4.2 Clocks

4.2.1 Clocks generated in clock generating circuit

(1) fXIN

It is the input clock from pin X_{IN} .

(2) fpll

It is the output clock from the PLL frequency multiplier.

(3) f_{sys}

It is the system clock which becomes the clock source of CPU, BIU, and internal peripheral devices. Whether $fX_{IN} = f_{sys}$ or $f_{PLL} = f_{sys}$ can be selected by software.

(4) фсри

It is the operating clock of CPU.

(5) фві

It is the operating clock of BIU.

- (6) Clock ϕ_1 It has the same period as f_{sys} .
- (7) f1, f2, f16, f64, f512, f4096
 Each of them is the internal peripheral device's operating clock.
- (8) Wf_{32} , Wf_{512} These are the operating clocks of the watchdog timer, and their clock source is f_2 .
- (9) fX_{16} , fX_{32} , fX_{64} , fX_{128}

Each of them is the divide clock of fX_{IN} and becomes the watchdog timer's clock source at STP termination.

4.2 Clocks

4.2.2 Clock control register 0

Figure 4.2.2 shows the structure of the clock control register 0, and Figure 4.2.3 shows the setting procedure for the clock control register 0 when using the PLL frequency multiplier.

			1	1
Bit	Bit name	Function	At reset	R/W
0	Fix this bit to "1."		1	RW
1	PLL circuit operation enable bit (Note 1)	 0: PLL frequency multiplier is inactive, and pin V_{CONT} is invalid. (Floating) 1: PLL frequency multiplier is active, and pin V_{CONT} is valid. 	1	RW
2	(Note 2)	^{b3 b2} 0 0 : Do not select. 0 1 : X 2	1	RW
3		1 0 : X 3 1 1 : X 4	0	RW
4	Fix this bit to "1."		1	RW
5	System clock select bit (Note 3)	0 : fXin 1 : fpll	0	RW
6	Peripheral device's clock select bit 0	See Table 4.2.2.	0	RW
7	Peripheral device's clock select bit 1		0	RW
otes 1	Clear this bit to "0" if the PLL frequency	multiplier needs not to be active.	I	

^{2:} Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to "0". Then, set bit 5 to "1" 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)

Fig. 4.2.2 Structure of clock control register

(1) PLL circuit operation enable bit (bit 1)

Setting this bit to "1" enables the PLL frequency multiplier to be active and pin VCONT to be valid. This bit = "1" while pin \overrightarrow{RESET} = "L" level and after reset, so that, in this case, the PLL frequency multiplier is active. Clear this bit to "0" if the PLL frequency multiplier need not to be active. Note that, in the stop and flash memory parallel I/O modes, the PLL frequency multiplier is in active and pin VCONT is invalid regardless of the contents of this bit. (Refer to sections "15.3 Stop mode" and "19.4 Flash memory parallel I/O mode.")

(2) PLL multiplication ratio select bits (bits 2, 3)

These bits select the multiplication ratio of the PLL frequency multiplier. (See Table 4.2.1.) To rewrite these bits, clear the system clock select bit (bit 5) to "0" simultaneously. Then, set the system clock select bit to "1" 2 ms after the rewriting of this bit. (See Figure 4.2.3.)

Note that, after reset, these bits are allowed to be changed only once.

^{3:} Clearance of the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.") Before setting of set the system clock select bit to "1" after reset, it is necessary to insert an interval of 2 ms after the stabilization of f(XIN).

(3) System clock select bit (bit 5)

This bit selects a clock source of f_{sys} . When this bit = "0," fX_{IN} is selected as f_{sys} ; and when this bit = "1," f_{PLL} as the one. (See Table 4.2.1.)

Clearing the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.")

In order to set the system clock select bit to "1" after reset, it is necessary to wait 2 ms after the stabilization of $f(X_{IN})$.

To rewrite the PLL multiplication ratio select bits (bits 2 and 3), clear the system clock select bit to "0" simultaneously. Then, set this bit to "1" 2 ms after the rewriting of the PLL multiplication ratio select bits. (See Figure 4.2.3.)

System clock select bit	PLL circuit operation	PLL multiplication ratio select bits	fs	sys
(bit 5)	enable bit (bit 1)	(bits 3, 2) (Note 1)	Clock source	Frequency (Note 2)
0	_	-	fΧιΝ	f(XIN)
1	1	01 (double)	f PLL	f(XIN) X 2
		10 (triple)	fpll	f(XIN) X 3
		11 (quadruple)	fpll	$f(X_{IN}) \times 4$

Table 4.2.1 fsys selection

Notes 1: The PLL multiplication ratio select bits must be set so that f_{sys} is in the range from 10 MHz to 20 MHz. After reset, these bits are allowed to be changed only once.

2: Be sure that f_{sys} does not exceed 20 MHz.

(4) Peripheral device's clock select bits 1, 0 (bits 7, 6)

These bits select the internal peripheral device's operation clock frequency listed in Table 4.2.2.

Internal peripheral	Peripheral device's clock select bits 1, 0							
device's operation clock	00	01 (Note)	10	11				
f1	fsys	fsys	fsys/2					
f ₂	fsys/2	f _{sys}	f _{sys} /4					
f 16	fsys/16	f _{sys} /8	fsys/32	Do not coloct				
f 64	fsys/64	f _{sys} /32	fsys/128	Do not select.				
f 512	fsys/512	fsys/256	f _{sys} /1024					
f 4096	fsys/4096	fsys/2048	fsys/8192					

Note: To set the peripheral device's clock select bits 1, 0 to "012," be sure that a frequency of f_{sys} must be 10 MHz or less.

CLOCK GENERATING CIRCUIT

4.2 Clocks




Fig. 4.2.3 Setting procedure for clock control register 0 when using PLL frequency multiplier

4.2 Clocks

4.2.3 Particular function select register 0

Figure 4.2.4 shows the structure of the particular function select register 0, and Figure 4.2.5 shows the writing procedure for the particular function select register 0.

	•	0 0 0	0 0 0)
Bit	Bit name	Function	At reset	R/W
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note
1	External clcok input select bit	 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 	0	RW (Note
7 to 2	Fix this bit to "0."		0	RW

Also, use the **MOVMB** (**MOVM** when m = 1) instruction or **STAB** (**STA** when m = 1) instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Fig. 4.2.4 Structure of particular function select register 0

CLOCK GENERATING CIRCUIT

4.2 Clocks

(1) External clock input select bit (bit 1)


When this bit is "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} operates. At the stop mode termination owing to an interrupt request occurrence, the watching timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC₁₆) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of "5516" to address 6216. (See Figure 4.2.5.)

Note that if an interrupt occurs between writing of " 55_{16} " and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64_{16}), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section **"15.3 Stop mode."**)



g. 4.2.5 Writing procedure for particular function scient register u

[Precautions for clock generating circuit]

[Precautions for clock generating circuit]

- 1. While pin $\overline{\text{RESET}}$ = "L" level and after reset, the PLL frequency multiplier is inactive. Clear the PLL circuit operation enable bit (bit 1 at address BC₁₆) to "0" if the PLL frequency multiplier needs not to be active.
- 2. To select f_{PLL} as f_{sys} after reset, set the system clock select bit (bit 5 at address BC₁₆) to "1" 2 ms after $f(X_{IN})$ has been stabilized. (See Figure 4.2.3.)
- 3. To change the multiplication ratio for the PLL frequency multiplier, clear the system clock select bit (bit 5 at address BC₁₆) to "0" simultaneously. Then, set the system clock select bit to "1" 2 ms after the rewriting of the PLL multiplication ratio select bits (bits 2, 3 at address BC₁₆). (See Figure 4.2.3.) After reset, the PLL multiplication ratio select bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset.

CLOCK GENERATING CIRCUIT

[Precautions for clock generating circuit]

MEMORANDUM

CHAPTER 5 INPUT/OUTPUT PINS

- 5.1 Overview
- 5.2 Programmable I/O ports
- 5.3 Examples of handling unused pins

5.1 Overview, 5.2 Programmable I/O ports

5.1 Overview

Input/output pins (hereafter called I/O pins) have functions as programmable I/O port pins, internal peripheral devices's I/O pins, etc.

For the basic functions of each I/O pin, refer to section "1.3 Pin description." For the I/O functions of the internal peripheral devices, refer to relevant sections of each internal peripheral device.

This chapter describes the programmable I/O ports and examples of handling unused pins.

5.2 Programmable I/O ports

The programmable I/O ports have direction registers and port registers in the SFR area. Figure 5.2.1 shows the memory map of direction registers and port registers.




Fig. 5.2.1 Memory map of direction registers and port registers

5.2 Programmable I/O ports

5.2.1 Direction register

This register determines the I/O direction of programmable I/O ports. One bit of this register corresponds to one pin of the microcomputer, and this is the one-to-one relationship.

Figure 5.2.2 shows the structure of port Pi (i = 1, 2, 5 to 7) direction register.

Bit	Bit name	Function	At reset	R/W
0	Port Pio direction bit	0 : Input mode	0	RW
1	Port Pi1 direction bit	(The port functions as an input port.)	0	RW
2	Port Pi2 direction bit	1 : Output mode (The port functions as an output port.)	0	RW
3	Port Pi ₃ direction bit		0	RW
4	Port Pi4 direction bit	1	0	RW
5	Port Pi₅ direction bit		0	RW
6	Port Pi6 direction bit		0	RW
7	Port Pi7 direction bit	1	0	RW
2: 3:	Nothing is assigned for bits 6 and 7 of Nothing is assigned for bits 5 to 7 of th	l ne port P5 direction register. These bits are undefined at reading the port P6 direction register. These bits are undefined at reading ne port P7 direction register. These bits are undefined at reading on register becomes "0" by input of a falling edge to pin P6OU	ing. iding. ng.	

5.2 Programmable I/O ports

5.2.2 Port register

Data is input from or output to the external by writing/reading data to/from a port register. A port register consists of a port latch which holds the output data and a circuit which reads the pin state. One bit of the port register corresponds to one pin of the microcomputer. (This is the one-to-one relationship.) Figure 5.2.3 shows the structure of the port Pi (i = 1, 2, 5 to 7) register.

• When outputting data from programmable I/O port which has been set to output mode

- ① By writing data to the corresponding bit of the port register, the data is written into the port latch.
- $\ensuremath{\textcircled{}^{\circ}}$ The data is output from the pin according to the contents of the port latch.

By reading the port register of a port which has been set to the output mode, the contents of the port latch is read out, instead of the pin state. Accordingly, the output data can be correctly read out without being affected by an external load, etc. (See "Figures 5.2.4 and 5.2.5.")

• When inputting data from programmable I/O port which has been set to input mode

- A pin which has been set to the input mode enters the floating state.
- ⁽²⁾ By reading the corresponding bit of the port register, the data which has been input from the pin can be read out.

By writing data to a port register of a programmable I/O port which has been set to the input mode, the data is written only into the port latch and is not output to the external **(Note)**. This pin remains floating state.


Note: When executing a read-modify-write instruction to a port register of a programmable I/O port which has been set to the input mode, the instruction will be executed to the data which has been input from the pin and the result will be written into the port register.


ddres	sses 316, 616, B16, E16, F16)			
Bit	Bit name	Funtion	At reset	R/W
0	Port pin Pio	Data is input from or output to a pin by reading from	Undefined	RW
1	Port pin Pi	or writing to the corresponding bit.	Undefined	RW
2	Port pin Pi2	0: "L" level	Undefined	RW
3	Port pin Pi₃	1 : "H" level	Undefined	RW
4	Port pin Pi4		Undefined	RW
5	Port pin Pi₅		Undefined	RW
6	Port pin Pi ₆		Undefined	RW
7	Port pin Pi7		Undefined	RW

3: Nothing is assigned for bits 5 to 7 of the port P7 register. These bits are undefined at reading.

Fig. 5.2.3 Structure of port Pi (i = 1, 2, 5 to 7) register

5.2 Programmable I/O ports





5.2 Programmable I/O ports




Fig. 5.2.5 Port peripheral circuits (2)

5.2.3 Pin P6OUTcut/INT4 (Port-P6-output-cutoff signal input pin)

Any of bits 0 through 5 of the port P6 direction register (address 10_{16}) are forcibly cleared to "0" by input of a falling edge to pin $\overline{P6OUT_{cut}}/\overline{INT_4}$, regardless of the mode of port pins P6₀ through P6₅; therefore, port pins P6₀ through P6₅ enter the input mode. After that, if it is necessary to output data from port pins P6₀ through P6₅, be sure to do as follows:

- ① Return the input level at pin $\overline{P6OUT_{cut}}/\overline{INT_4}$ to "H" level.
- ② Write data to the port P6 register (address E₁₆)'s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register's bits, corresponding to the port P6 pins in ②, to "1" in order to set these port pins to the output mode.

When input level at pin $\overline{P6OUT_{CUT}}/\overline{INT_4}$ is "L", no bit of the port P6 direction register can be set to "1." When using port pins P6₀ through P6₅ as output port pins at all the time, connect pin $\overline{P6OUT_{CUT}}/\overline{INT_4}$ to Vcc via a resistor. Pin $\overline{P6OUT_{CUT}}/\overline{INT_4}$ cannot serve as pin $\overline{INT_4}$.

Also, when using pin $\overline{P6OUT_{cut}/INT_4}$ as an input pin of an external interrupt (pin $\overline{INT_4}$), use port pins P6^o through P6⁵ in the input mode.

5.3 Examples of handling unused pins

5.3 Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.

The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 5.3.1 Example of handling unused pins

Pin name	Handling example
P1, P2, P5 to P7	Set these pins to the input mode and connect each
	pin to Vcc or Vss via a resistor; or set these pins to
	the output mode and leave them open (Note 1).
P6OUTcut/INT4	Connect this pin to Vcc via a resistor.
	Select a falling edge for pin INT ₄ .
Xout (Note 2), Vcont (Note 3)	Leave these pins open.
AVcc	Connect this pin to Vcc.
AVss, Vref	Connect these pins to Vss.

Notes 1: When leaving these pins open after they have been set to the output mode, note the following: these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode.

Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

- 2: This applies when a clock externally generated is input to pin XIN.
- **3:** Be sure that the PLL circuit operation enable bit (bit 1 at address BC_{16}) = "0."




Fig. 5.3.1 Example of handling unused pins

5.3 Examples of handling unused pins

MEMORANDUM

CHAPTER 6 INTERRUPTS

- 6.1 Overview
- 6.2 Interrupt sources
- 6.3 Interrupt control
- 6.4 Interrupt priority level
- 6.5 Interrupt priority level detection circuit
- 6.6 Interrupt priority level detection time
- 6.7 Sequence from acceptance of interrupt request until execution of interrupt routine
- 6.8 Return from interrupt routine
- 6.9 Multiple interrupts
- 6.10 External interrupts
- [Precautions for interrupts]

6.1 Overview

6.1 Overview

The M37906 provides 27 (including the reset) interrupt sources to generate interrupt requests. Figure 6.1.1 shows the interrupt processing sequence.

When an interrupt request is accepted, a branch is made to the start address of the interrupt routine set in the interrupt vector table (addresses FFB4₁₆ to FFF₁₆). Set the start address of each interrupt routine to the corresponding interrupt vector address in the interrupt vector table.





Fig. 6.1.1 Interrupt processing sequence


When an interrupt request is accepted, the following registers' contents just before acceptance of an interrupt request are automatically pushed onto the stack area in ascending sequence from ① to ③. For other registers of which contents are necessary, be sure to push and pop them by software.

- ① Program bank register (PG)
- ^② Program counter (PC_L, PC_H)
- ③ Processor status register (PSL, PSH)

Figure 6.1.2 shows the state of the stack area just before entering an interrupt routine.

Execute the **RTI** instruction at the end of this interrupt routine in order to return to the routine that the microcomputer was executing just before the interrupt request was accepted. By executing the **RTI** instruction, the register contents pushed onto the stack area are pulled in descending sequence from ③ to ①. Then, the suspended processing is resumed from where it left off.





6.2 Interrupt sources

Tables 6.2.1 and 6.2.2 list the interrupt sources and the interrupt vector addresses. When programming, set the start address of each interrupt routine to the vector addresses listed in these tables.

	Interrupt vector			
Interrupt source	High-order		Remarks	Reference
	address	address		
Reset	FFFF ₁₆	FFFE ₁₆	Non-maskable	3. RESET
Zero division	FFFD ₁₆	FFFC ₁₆	Non-maskable software interrupt	7900 Series Software Manual
BRK instruction (Note)	FFFB ₁₆	FFFA ₁₆	Do not use.	
DBC (Note)	FFF9 ₁₆	FFF8 ₁₆		
Watchdog timer	FFF7 ₁₆	FFF6 ₁₆	Non-maskable internal interrupt	14. WATCHDOG TIMER
Reserved area	FFF5 ₁₆	FFF4 ₁₆	Do not use.	
Reserved area	FFF3 ₁₆	FFF2 ₁₆		
Reserved area	FFF1 ₁₆	FFF0 ₁₆		
Reserved area	FFFB16FFFA16 FFF916Do not use.FFF916FFF816Non-maskable internal interrupt14. WATCHDOG TIMERFFF716FFF416Do not use.FFF316FFF216Do not use.FFF116FFF216FFE216FFE16FFE216Maskable internal interruptsFFE916FFE216Maskable internal interruptsFFE916FFE416FFE916FFE416FFE916FFE416FFE916FFE416FFE916FFE416FFE916FFE216FFE916FFE216FFE916FFE216FFE916FFE216FFE916FFE216FFE916FFE216FFE916FFE216FFE916FFE016FFD16FFD216FFD16FFD216FFD316FFD416FFD316FFD416FFD316FFD416FFD316FFD416FFD316FFD216Maskable internal interrupts11. SERIAL I/O			
Timer A0	FFED ₁₆	FFEC ₁₆	Maskable internal interrupts	7. TIMER A
Timer A1	FFEB ₁₆	FFEA ₁₆		
Timer A2	FFE9 ₁₆	FFE8 ₁₆		
Timer A3	FFE716	FFE6 ₁₆		
Timer A4	FFE5 ₁₆	FFE4 ₁₆	-	
Timer B0	FFE3 ₁₆	FFE2 ₁₆	Maskable internal interrupts	8. TIMER B
Timer B1	FFE116	FFE0 ₁₆		
Timer B2	FFDF ₁₆	FFDE ₁₆		
UART0 receive	FFDD ₁₆	FFDC ₁₆	Maskable internal interrupts	11. SERIAL I/O
UART0 transmit	FFDB ₁₆	FFDA ₁₆		
UART1 receive	FFD916	FFD8 ₁₆		
UART1 transmit	FFD7 ₁₆	FFD6 ₁₆		
A-D conversion	FFD516	FFD4 ₁₆	Maskable internal interrupt	12. A-D CONVERTER
ĪNT ₃	FFD316	FFD2 ₁₆	Maskable external interrupts	6.10 External interrupts
ĪNT ₄	FFD1 ₁₆	FFD0 ₁₆		
Reserved area	FFCF ₁₆	FFCE ₁₆	Do not use.	
Reserved area	FFCD ₁₆	FFCC ₁₆		
Address matching detection	FFCB ₁₆	FFCA ₁₆	Non-maskable software interrupt	17. DEBUG FUNCTION
Reserved area	FFC9 ₁₆	FFC8 ₁₆	Do not use.	
ĪNT ⁵	FFC7 ₁₆	FFC616	Maskable external interrupts	6.10 External interrupts
INT ₆	FFC516	FFC4 ₁₆		
INT ₇	FFC3 ₁₆	FFC2 ₁₆		

Note: The **BRK** instruction and the \overline{DBC} interrupt are used exclusively for a debugger.

• Maskable interrupt: An interrupt of which request's acceptance can be disabled by software.

• Non-maskable interrupt (including zero division, watchdog timer, and address matching detection interrupts): An interrupt which is certain to be accepted when its request occurs. These interrupts do not have their interrupt control registers and are not affected by the interrupt disable flag (I).

6.2 Interrupt sources

Table 6.2.2 Interrupt sources and interrupt vector addresses (2)

			()	
	Interrupt vector	or addresses		
Interrupt source	High-order	Low-order	Remarks	Reference
	address	address		
Timer A5	FFC1 ₁₆	FFC0 ₁₆	Maskable internal interrupts	7. TIMER A
Timer A6	FFBF ₁₆	FFBE ₁₆		
Timer A7	FFBD ₁₆	FFBC ₁₆		
Timer A8	FFBB ₁₆	FFBA ₁₆		
Timer A9	FFB9 ₁₆	FFB8 ₁₆		
Reserved area	FFB7 ₁₆	FFB6 ₁₆	Do not use.	
Reserved area	FFB5 ₁₆	FFB4 ₁₆		

• Maskable interrupt: An interrupt of which request's acceptance can be disabled by software.

6.3 Interrupt control

The maskable interrupts are controlled by the following :

•Interrupt request bit

}

•Interrupt priority level select bits }

•Processor interrupt priority level (IPL)

•Interrupt disable flag (I)

Assigned to an interrupt control register of each interrupt.

Assigned to the processor status register (PS).

Figure 6.3.1 shows the memory assignment of the interrupt control registers, and Figures 6.3.2 shows their structures.

Address		
6E16	INT3 interrupt control register	1
6F16	INT ₄ interrupt control register	
7016	A-D conversion interrupt control register	1
7116	UART0 transmit interrupt control register	1
7216	UART0 receive interrupt control register	1
7316	UART1 transmit interrupt control register	1
7416	UART1 receive interrupt control register	1
7516	Timer A0 interrupt control register	1
7616	Timer A1 interrupt control register	
7716	Timer A2 interrupt control register]
7816	Timer A3 interrupt control register]
7916	Timer A4 interrupt control register	
7A16	Timer B0 interrupt control register	
7B16	Timer B1 interrupt control register	
7C16	Timer B2 interrupt control register	
~	s 	ſ
F516	Timer A5 interrupt control register	
F616	Timer A6 interrupt control register	
F716	Timer A7 interrupt control register	
F816	Timer A8 interrupt control register	
F916	Timer A9 interrupt control register	
FD16	INT5 interrupt control register	
FE16	INT ₆ interrupt control register	
FF16	INT7 interrupt control register	
		I

Fig. 6.3.1 Memory assignment of interrupt control registers

6.3 Interrupt control

Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit (Note 1)	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note 2
4	Polarity select bit	 0 : The interrupt request bit is set to "1" at "H" level when level sense is selected; this bit is set to "1" at falling edge when edge sense is selected. 1 : The interrupt request bit is set to "1" at "L" level when level sense is selected; this bit is set to "1" at rising edge when edge sense is selected. 		RW
5	Level sense/Edge sense select bit	0 : Edge sense 1 : Level sense	0	RW
7, 6	Nothing is assigned.		Undefined	
otes 1:	The interrupt request bits of INT ₃ to INT	r interrupts are invalid when the level sense is selected.		
2: \ A-D con timers (Addres	When writing to this bit, use the MOVM nversion, UART0 and 1 transr A0 to A4, timers B0 to B2 in sses 70 ₁₆ to 7C ₁₆)	nterrupt control registers	<u>b4 b3 b</u>	2 b1 b(
2: \ A-D col imers (Addres	When writing to this bit, use the MOVM nversion, UART0 and 1 transr A0 to A4, timers B0 to B2 i	ти (МОУМВ) or STA (STAB, STAD) instruction. mit, UART0 and 1 receive, nterrupt control registers	b4 b3 b	

Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2	-	1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0 (Note 1)	RW (Note 2)
7 to 4	Nothing is assigned.		Undefined	_

Notes 1: The A-D conversion interrupt red st bit is efined a

2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.



6.3.1 Interrupt disable flag (I)

All maskable interrupts can be disabled by this flag. When this flag is set to "1," all maskable interrupts are disabled; when this flag is cleared to "0," those interrupts are enabled. Because this flag is set to "1" at reset, clear this flag to "0" when enabling interrupts.

6.3.2 Interrupt request bit

When an interrupt request occurs, this bit is set to "1." This bit remains set to "1" until the interrupt request is accepted; it is cleared to "0" when the interrupt request is accepted.

This bit can also be set to "0" or "1" by software.

The $\overline{INT_i}$ interrupt request bit (i = 3 to 7) is ignored when the corresponding $\overline{INT_i}$ interrupt is used with the level sense.

6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL)

The interrupt priority level select bits are used to determine the priority level of each interrupt. When an interrupt request occurs, its interrupt priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when the comparison result meets the following condition. Accordingly, <u>any interrupt can be disabled by setting its interrupt priority level to 0.</u>

Each interrupt priority level > Processor interrupt priority level (IPL)

Table 6.3.1 lists the setting of interrupt priority levels, and Table 6.3.2 lists the enabled interrupt's levels according to the IPL contents.

The interrupt disable flag (I), interrupt request bit, interrupt priority level select bits, and processor interrupt priority level (IPL) are independent of one another; they do not affect one another. Interrupt requests are accepted only when all of the following conditions are satisfied.

- •Interrupt disable flag (I) = "0"
- •Interrupt request bit = "1"
- •Interrupt priority level > Processor interrupt priority level (IPL)

6.3 Interrupt control

Table 6.3.1 Setting of interrupt priority level

Interrupt p	riority level	select bits	Interrupt priority lovel	Driarity
b2	b1	b0	Interrupt priority level	Priority
0	0	0	Level 0 (Interrupt disabled)	—
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	V V
1	1	1	Level 7	High

Table 6.3.2 Enabled interrupt's levels according to IPL contents

IPL ₂	IPL1	IPL₀	Enabled interrupt's level
0	0	0	Level 1 and above are enabled.
0	0	1	Level 2 and above are enabled.
0	1	0	Level 3 and above are enabled.
0	1	1	Level 4 and above are enabled.
1	0	0	Level 5 and above are enabled.
1	0	1	Levels 6 and 7 are enabled.
1	1	0	Only level 7 is enabled.
1	1	1	All maskable interrupts are disabled.

IPLo: Bit 8 in processor status register (PS)

IPL₁: Bit 9 in processor status register (PS)

IPL2: Bit 10 in processor status register (PS)

6.4 Interrupt priority level

When the interrupt disable flag (I) = "0" (interrupts enabled) and more than one interrupt request is detected at the same sampling timing, which means a timing to check whether an interrupt request exists or not, they are accepted in descending sequence from the highest priority level.

A maskable interrupt can be set to the desired priority level by using the interrupt priority level select bits. The priority levels of reset and a watchdog timer interrupt are set by hardware. Figure 6.4.1 shows the interrupt priority levels set by hardware.

Note that software interrupts are not affected by the interrupt priority levels. Whenever an instruction is executed, a branch is certainly made to the interrupt routine.




Fig. 6.4.1 Interrupt priority levels set by hardware

6.5 Interrupt priority level detection circuit

6.5 Interrupt priority level detection circuit

The interrupt priority level detection circuit is used to select the interrupt with the highest priority level from multiple interrupt requests sampled at the same timing. Figure 6.5.1 shows the interrupt priority level detection circuit.




Fig. 6.5.1 Interrupt priority level detection circuit

6.5 Interrupt priority level detection circuit

The following explains the operation of the interrupt priority level detection circuit using Figure 6.5.2. The interrupt priority level of a requested interrupt (Y in Figure 6.5.2) is compared with the resultant priority level which is sent from the preceding comparator (X in Figure 6.5.2); the interrupt with the higher priority level will be sent to the next comparator (Z in Figure 6.5.2). (The initial value of the comparison level is "0.") For an interrupt which is not requested, the comparison is not performed, and the priority level which is sent from the preceding comparator is sent to the next comparator as it is. When the two priority levels are found the same, as a resultant of the comparison, the priority level which is sent from the preceding comparator. Accordingly, when the same priority level is set to multiple interrupts by software, their interrupt priority levels are handled as follows:

Timer A9 > Timer A8 > Timer A7 > Timer A6 > Timer A5 > $\overline{INT_7} > \overline{INT_6} > \overline{INT_5} > \overline{INT_4} > \overline{INT_3} > A-D$ conversion > UART1 transmit > UART1 receive > UART0 transmit > UART0 receive > Timer B2 > Timer B1 > Timer B0 > Timer A4 > Timer A3 > Timer A2 > Timer A1 > Timer A0

Among the multiple interrupt requests sampled at the same timing, one request with the highest priority level is detected by the above comparison.

Then, this highest interrupt priority level is compared with the processor interrupt priority level (IPL). When this interrupt priority level is higher than IPL and the interrupt disable flag (I) is "0," the interrupt request is accepted. An interrupt request which is not accepted here is retained until it is accepted or its interrupt request bit is cleared to "0" by software.

The interrupt priority level is detected when the CPU fetches an op code, which is called the CPU's op-code fetch cycle. However, when an op-code fetch cycle starts during detection of an interrupt priority, a new interrupt priority detection does not start. (See Figure 6.6.2.) Since the state of the interrupt request bit and interrupt priority levels are latched during the interrupt priority detection, even if they change, the interrupt priority detection is performed for the state just before the change occurs.

The interrupt priority level is detected when the CPU fetches an op code. Therefore, in the following case, no interrupt request is accepted until the CPU fetches the op code of the next instruction after the following operation is completed:

•Execution of an instruction which requires many cycles, such as the MVN and MVP instructions




Fig. 6.5.2 Interrupt priority level detection model

6.6 Interrupt priority level detection time

6.6 Interrupt priority level detection time

When the interrupt priority level detection time has passed after sampling starts, an interrupt request is accepted. The interrupt priority level detection time can be selected by software. (See Figure 6.6.1.) Usually, select "2 cycles of f_{sys} " as the interrupt priority level detection time.

Figure 6.6.2 shows the interrupt priority level detection time.

roces	sor mode register 0 (Address 5E	0	XX		
Bit	Bit name	Function	At reset	R/W	
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW	
1		1 0 : Do not select. 1 1 : Do not select.	0	RW	
2	Any of these bits may be either "	Any of these bits may be either "0" or "1."			
3			1	RW	
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW	
5		1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW	
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO	
7	Fix this bit to "0."		0	RW	

Fig. 6.6.1 Structure of processor mode register 0

	fsys
(Dp-code fetch cycle
	Sampling pulse (Note)
	(a) 7 cycles of fsys
Interrupt priority level detection time	(b) 4 cycles of fsys
	(c) 2 cycles of fsys
Note: The puls	e resides when "2 cycles of fsys" is selected.

Fig. 6.6.2 Interrupt priority level detection time

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine

The sequence from acceptance of an interrupt request until execution of the interrupt routine is described below.

When an interrupt request is accepted, the interrupt request bit of the accepted interrupt is cleared to "0." And then, the interrupt processing starts from the cycle just after completion of the instruction execution which was executed at acceptance of the interrupt request. Figure 6.7.1 shows the sequence from occurrence of an interrupt request until execution of the interrupt routine. After execution of an instruction at acceptance of the interrupt request is completed, an INTACK (Interrupt Acknowledge) sequence is executed, and a branch is made to the start address of the interrupt routine allocated in addresses 0₁₆ to FFFF₁₆.

In the INTACK sequence, the following are automatically performed in ascending sequence from ${\rm \textcircled{O}}$ to ${\rm \textcircled{G}}.$

- ① The contents of the program bank register (PG) just before performing the INTACK sequence are pushed onto stack.
- ② The contents of the program counter (PC) just before performing the INTACK sequence are pushed onto stack.
- ③ The contents of the processor status register (PS) just before performing the INTACK sequence is pushed onto stack.
- ④ The interrupt disable flag (I) is set to "1."
- ⑤ The interrupt priority level of the accepted interrupt is set into the processor interrupt priority level (IPL).
- [®] The contents of the program bank register (PG) are cleared to "00₁₆," and the contents of the interrupt vector address are set into the program counter (PC).

Performing the INTACK sequence requires at least 15 cycles of f_{sys} . Figure 6.7.2 shows the INTACK sequence timing. After the INTACK sequence is completed, the instruction execution starts from the start address of the interrupt routine.




Fig. 6.7.1 Sequence from occurrence of interrupt request until execution of interrupt routine

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine




Fig. 6.7.2 INTACK sequence timing (at minimum)

6.7.1 Change in IPL at acceptance of interrupt request

When an interrupt request is accepted, the processor interrupt priority level (IPL) is replaced with the interrupt priority level of the accepted interrupt. This results in easy control of the processing for multiple interrupts. (Refer to section "6.9 Multiple interrupts.")

At acceptance of a watchdog timer interrupt request, a zero division request, or address matching detection interrupt request or at reset, a value in Table 6.7.1 is set into the IPL.

Table 6.7.1	Change in	n IPL at	acceptance	of interrupt request
-------------	-----------	----------	------------	----------------------

Interrupts	Change in IPL
Reset	Level 0 ("000 ₂ ") is set.
Watchdog timer	Level 7 ("1112") is set.
Zero division	Not changed.
Address matching detection	Not changed.
Other interrupts	Accepted interrupt's priority level is set.

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine

6.7.2 Push operation for registers

The push operation for registers performed in the INTACK sequence depends on whether the contents of the stack pointer (S) at acceptance of an interrupt request are even or odd.

When the contents of the stack pointer (S) are even, the contents of the program counter (PC) and the processor status register (PS) are simultaneously pushed in a unit of 16 bits. When the contents of the stack pointer (S) are odd, each of PC and PS is pushed in a unit of 8 bits. Figure 6.7.3 shows the push operation for registers.

In the INTACK sequence, only the contents of the program bank register (PG), program counter (PC), and processor status register (PS) are pushed onto the stack area. Other necessary registers must be pushed by software at the start of the interrupt routine.

By using the **PSH** instruction, all CPU registers, except the stack pointer (S), can be pushed with 1 instruction.




Fig. 6.7.3 Push operation for registers

6.8 Return from interrupt routine, 6.9 Multiple interrupts

6.8 Return from interrupt routine

When the **RTI** instruction is executed at the end of the interrupt routine, the contents of the program bank register (PG), program counter (PC), and processor status register (PS) which were pushed onto the stack area just before the INTACK sequence are automatically pulled. After this, the control returns to the original routine. And then, the suspended processing, which was in progress before acceptance of the interrupt request, is resumed.

Before the **RTI** instruction is executed, registers which were pushed by software in the interrupt routine must be pulled in the same data length and register length as those in pushing, using the **PUL** instruction, etc.

6.9 Multiple interrupts

Just after a branch is made to an interrupt routine, the following occur:

- •Interrupt disable flag (I) = "1" (Interrupts are disabled.)
- •Interrupt request bit of accepted interrupt = "0"
- •Processor interrupt priority level (IPL) = Interrupt priority level of accepted interrupt

Accordingly, as long as the IPL remains unchanged, an interrupt request, whose priority level is higher than that of the interrupt which is in progress, can be accepted by clearing the interrupt disable flag (I) to "0" in an interrupt routine. In this way, multiple interrupts are processed.

Figure 6.9.1 shows the processing for multiple interrupts.

An interrupt request which has not been accepted because its priority level is lower is retained. When the **RTI** instruction is executed, the interrupt priority level of the routine which was in progress just before acceptance of an interrupt request is pulled into the IPL. Therefore, if the following relationship is satisfied when interrupt priority level detection is performed next, the retained interrupt request will be accepted.

Retained interrupt request's priority level > Processor interrupt priority level (IPL)

Note: When any of the following interrupt requests is generated while an interrupt routine is in progress, this interrupt request is accepted at once: zero division, watchdog timer, and address matching detection.

6.9 Multiple interrupts




Fig. 6.9.1 Processing for multiple interrupts

6.10 External interrupts

6.10 External interrupts

The external interrupts consist of INTi interrupts.

6.10.1 INT: interrupt

An $\overline{INT_i}$ (i = 3 to 7) interrupt request occurs by an input signal to pin $\overline{INT_i}$. Table 6.10.1 lists the occurrence factor of the $\overline{INT_i}$ interrupt request.

The allocation of pin $\overline{INT_3}$ can be changed by the pin $\overline{INT_3}/RTP_{TRG0}$ select bit. (See Figure 6.10.1.) When using any of pins P7₄(P27)/ $\overline{INT_3}$, P5₅/ $\overline{INT_5}$, P5₆/ $\overline{INT_6}$, P57/ $\overline{INT_7}$ as an input pin of the external interrupt, be sure to clear the port direction register's bit corresponding to the above pin. (See Figure 6.10.3.) When using pin P6OUT_{CUT}/ $\overline{INT_4}$ as an input pin of an external interrupt (pin $\overline{INT_4}$), be sure to use port pins P6₀ to P6₅ in the input mode. (Refer to section "**5.2.3 Pin P6OUT**_{cuT}/ $\overline{INT_4}$.")

The signal input to pin $\overline{INT_i}$ requires "H" or "L" level width of <u>250 ns or more</u>, independent of $f(X_{IN})$. By reading out the $\overline{INT_i}$ read bit (See Figure 6.10.2.), the state of pin $\overline{INT_i}$ can be read out.

Note: Selection of the interrupt occurrence factor requires the following conditions:

- when an input signal's falling edge or "L" level is selected, be sure that "L" level width \geq 250 ns.
- when an input signal's rising edge or "H" level is selected, be sure that "H" level width \geq 250 ns.

	Level sense/Edge sense	Polarity select bit	Occurrence factor of interrupt request
	select bit (bit 5 at addresses	(bit 4 at addresses 6E16,	(An interrupt request occurs when the
	6E16, 6F16, FD16 to FF16)	6F16, FD16 to FF16)	input signal of pin INT; is as follows.)
$\overline{INT_3}$ to $\overline{INT_7}$	0	0	Falling edge (Edge sense)
	0	1	Rising edge (Edge sense)
	1	0	"H" level (Level sense)
	1	1	"L" level (Level sense)

Table 6.10.1 Occurrence factor of INTi interrupt request

The $\overline{INT_i}$ interrupt request occurs by detecting the state of pin $\overline{INT_i}$ all the time. Therefore, when the user does not use an $\overline{INT_i}$ interrupt, be sure to set the $\overline{INT_i}$ interrupt's priority level to 0.

6.10 External interrupts

	pin function control register (0	
Bit	Bit name	Function	At reset	R/W
0	Pin TB0 _™ select bit	0 : Allocate pin TB0 _{IN} to P5₅. 1 : Allocate pin TB0 _{IN} to P2₄.	0	RW
1	Pin TB1 _{IN} select bit	0 : Allocate pin TB1 _{IN} to P5₀. 1 : Allocate pin TB1 _{IN} to P2₅.	0	RW
2	Pin TB2 _{IN} select bit	0 : Allocate pin TB2៲ℕ to P5 ₇ . 1 : Allocate pin TB2ιℕ to P2 ₆ .	0	RW
3	Pin INT ₃ /RTP _{TRG0} select bit (Note)	0: Allocate pin INT ₃ /RTP _{TRG0} to P74. 1: Allocate pin INT ₃ /RTP _{TRG0} to P27.	0	RW
6 to 4	Nothing is assigned.		Undefined	_
7	Fix this bit to "0."		0	RW

Fig. 6.10.1 Structure of port P2 pin function control register

Externa	al interrupt input read register (A	Address 95 ₁₆)	D4 D3 D2	2 b1 b
Bit	Bit name	Function	At reset	R/W
2 to 0	The value is undefined at reading	g.	Undefined	RO
3	INT ₃ read out bit	The input level at the corresponding pin is read out.	Undefined	RO
4	INT ₄ read out bit	0 : "L" level	Undefined	RO
5	INT₅ read out bit	1 : "H" level	Undefined	RO
6	INT ₆ read out bit		Undefined	RO
7	INT ₇ read out bit		Undefined	RO
	1	1	<u> </u>	

Fig. 6.10.2 Structure of external interrupt input read register

6.10 External interrupts

Port P2	direction register (Add	dress 816)		b4 b3 b2	
Bit	Correspondin	g pin	Function	At reset	R/W
0	Pin TA4out		0 : Input mode	0	RW
1	Pin TA4 _{IN}		1 : Output mode	0	RW
2	Pin TA9out			0	RW
3	Pin TA9 _ℕ		When using this pin as an external interrupt's input pin, be sure to clear the corresponding	0	RW
4	Pin TB0₀	(Note 1)	bit to "0."	0	RW
5	Pin TB1៲ℕ	(Note 2)		0	RW
6	Pin TB2 _{IN}	(Note 3)		0	RW
7	Pin INT3 (RTPTRG0)	(Note 4)		0	RW
4: 5:	This applies when the pin \overline{I}	NT₃/RTPTRG0 select	2 at address AE ₁₆) = "1." t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5	b4 b3 b2	b1 b0
4: 5:	This applies when the pin \overline{II} () shows the I/O pins of ot	NT₃/RTP⊤R₀o select her internal periphe dress D16)	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5	At reset	b1 b0
4: 5: Port P5	This applies when the pin I () shows the I/O pins of ot direction register (Add	NT₃/RTP™G0 select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 b Function		
4: 5: Port P5 Bit	This applies when the pin I () shows the I/O pins of ot direction register (Add Correspondin Nothing is assigned. Pin INT₅ (TB0 _{IN} /IDW)	NT₃/RTP™G0 select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 l Function 0 : Input mode	At reset Undefined 0	
4: 5: Port P5 Bit 4 to 0 5 6	This applies when the pin II () shows the I/O pins of ot direction register (Add Correspondin Nothing is assigned. Pin INT5 (TB0IN/IDW) Pin INT6 (TB1IN/IDV)	NT₃/RTP⊤R₀o select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 I Function 0 : Input mode 1 : Output mode	At reset Undefined 0 0	R/W — RW RW
4: 5: Port P5 Bit 4 to 0 5 6 7	This applies when the pin II () shows the I/O pins of ot direction register (Add Correspondin Nothing is assigned. Pin INT5 (TB0IN/IDW) Pin INT6 (TB1IN/IDV) Pin INT7 (TB2IN/IDU)	NT₃/RTP™G0 select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 I Function 0 : Input mode 1 : Output mode When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to "0."	At reset Undefined 0	R/W — RW
4: 5: Port P5 Bit 4 to 0 5 6 7 Note: ()	This applies when the pin II () shows the I/O pins of ot direction register (Add Correspondin Nothing is assigned. Pin INT5 (TB0IN/IDW) Pin INT6 (TB1IN/IDV) Pin INT7 (TB2IN/IDU)	NT₃/RTP⊤R₀o select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 I Function 0 : Input mode 1 : Output mode When using this pin as an external interrupt's input	At reset Undefined 0 0	R/W
4: 5: Port P5 Bit 4 to 0 5 6 7 Note: ()	This applies when the pin II () shows the I/O pins of ot direction register (Add Correspondin Nothing is assigned. Pin INT5 (TB0IN/IDW) Pin INT5 (TB0IN/IDW) Pin INT6 (TB1IN/IDV) Pin INT7 (TB2IN/IDU) shows the I/O pins of other	NT3/RTPTR00 select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 Function 0 : Input mode 1 : Output mode When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to "0." I devices which are multiplexed. b7 b6 b5	At reset Undefined 0 0	R/W
4: 5: Port P5 Bit 4 to 0 5 6 7 Note: ()	This applies when the pin II () shows the I/O pins of ot direction register (Add Correspondin Nothing is assigned. Pin INT5 (TB0IN/IDW) Pin INT6 (TB1IN/IDV) Pin INT7 (TB2IN/IDU) shows the I/O pins of other direction register (Add	NT3/RTPTR00 select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 Function 0 : Input mode 1 : Output mode When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to "0." I devices which are multiplexed. b7 b6 b5	At reset Undefined 0 0 0 0 b4 b3 b2	R/W RW RW b1 b0
4: 5: Bit 4 to 0 5 6 7 Note: () Port P7 Bit	This applies when the pin II () shows the I/O pins of ot direction register (Add Correspondin Nothing is assigned. Pin INT5 (TB0IN/IDW) Pin INT6 (TB1IN/IDV) Pin INT7 (TB2IN/IDU) shows the I/O pins of other direction register (Add Correspondin	NT3/RTPTR00 select her internal periphe dress D16) g pin	t bit (bit 3 at address AE ₁₆) = "1." eral device which are multiplexed. b7 b6 b5 Function 0 : Input mode 1 : Output mode When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to "0." I devices which are multiplexed. b7 b6 b5 I b7 b6 b5 I Function	At reset Undefined 0 0 0 0 b4 b3 b2 At reset	R/W RW RW RW RW

7 to 5 Nothing is assigned.

Pin INT₃ (AN₄/DA₁/RTP_{TRG0})

Notes 1: This applies when the pin $\overline{INT_3}/RTP_{TRG0}$ select bit (bit 3 at address AE₁₆) = "0."

2: () shows the I/O pins of other internal peripheral devices which are multiplexed.

(Note 1)

Fig. 6.10.3 Relationship between port P2/P5/P7 direction register and external interrupt's input pins

bit to "0."

RW

_

0

Undefined

4

6.10.2 Functions of INT: interrupt request bit

Figure 6.10.4 shows an $\overline{INT_i}$ interrupt request.

(1) Functions when edge sense is selected

In this case, the interrupt request bit has the same function as that of an internal interrupt. That is, when an interrupt request occurs, the interrupt request bit is set to "1" and retains this state until the interrupt request is accepted. When this bit is cleared to "0" by software, the interrupt request is cancelled; when this bit is set to "1" by software, the interrupt request can occur.

(2) Functions when level sense is selected

In this case, the interrupt request bit is ignored.

 $\overline{INT_i}$ interrupt requests continuously occur while the level at pin $\overline{INT_i}$ is the valid level^{*1}; when the level at pin $\overline{INT_i}$ changes from the valid level to the invalid level^{*2} before the corresponding $\overline{INT_i}$ interrupt request is accepted, this interrupt request is not retained. (See Figure 6.10.5.)

Valid level*1: This means the level selected by the polarity select bit (bit 4 at addresses 6E₁₆, 6F₁₆, FD₁₆ to FF₁₆)

Invalid level*2: This means the reversed level of "valid level"




Fig. 6.10.4 INT: Interrupt request




Fig. 6.10.5 Occurrence of INTi interrupt request when level sense is selected

6.10 External interrupts

6.10.3 Switching of INT; to interrupt request occurrence factor

When the $\overline{INT_i}$ interrupt request occurrence factor is switched in one of the following ways, there is a possibility that the corresponding interrupt request bit is set to "1":

- Switching the factor from the level sense to the edge sense
- Switching the polarity

Therefore, after this switching, make sure to clear the corresponding interrupt request bit to "0." Figure 6.10.6 shows an example of the switching procedure for the $\overline{INT_i}$ interrupt request's occurrence factor.




Fig. 6.10.6 Example of switching procedure for INTi interrupt request's occurrence factor

[Precautions for interrupts]

[Precautions for interrupts]

1. In order to change the interrupt priority level select bits (bits 0 to 2 at addresses 6E₁₆ to 7C₁₆, F5₁₆ to F9₁₆, FD₁₆ to FF₁₆), 2 to 7 cycles of f_{sys} are required after execution of a write instruction until change of the interrupt priority level. Therefore, when the interrupt priority level of a certain interrupt source is repeatedly changed in a very short time, which consists of a few instructions, it is necessary to reserve the time required for the change by software. Figure 6.10.7 shows a program example to reserve the time required for the change. Note that the time required for the change depends on the contents of the interrupt priority detection time select bits (bits 4 and 5 at address 5E₁₆). Table 6.10.2 lists the correspondence between the number of instructions inserted in Figure 6.10.7 and the interrupt priority detection time select bits.

MOVMB 00XXH, #0XH NOP	; Write instruction for the interrupt priority level select bits ; Inserted NOP instruction (Note)
NOP	;
NOP	;
MOVMB 00XXH, #0XH	; Write instruction for the interrupt priority level select bits
:	
	ruction for address XX16, any instruction which has the same Instruction can also be inserted, instead of the NOP instruction.

Fig. 6.10.7 Program example to reserve time required for change of interrupt priority level

Table 6.10.2 Correspondence between number of instructions to be inserted in Figure 6.10.7 and	
interrupt priority detection time select bits	

Interrupt priority detectio	n time select bits (Note)	Interrupt priority level	Number of inserted
b5	b4	detection time	NOP instructions
0	0	7 cycles of f _{sys}	7 or more
0	1	4 cycles of f _{sys}	4 or more
1	0	2 cycles of f _{sys}	2 or more
1	1	Do not select.	

Note: We recommend [b5 = "1", b4 = "0"].

- 2. When allocating pin $\overline{INT_3}$ to pin P7₄, be sure that the D-A₁ output enable bit (bit 2 at address 96₁₆) = 0 (output disabled).
- 3. When using pin P6OUT_{CUT}/INT₄ as an input pin of an external interrupt (pin INT₄), be sure to use port pins P6₀ to P6₅ in the input mode. (Refer to section **"5.2.3 Pin P6OUT_{CUT}/INT₄."**)

[Precautions for interrupts]

MEMORANDUM

CHAPTER 7 TIMER A

7.1 Overview
7.2 Block description
7.3 Timer mode
[Precautions for timer mode]
7.4 Event counter mode
[Precautions for event counter mode]
7.5 One-shot pulse mode
[Precautions for one-shot pulse mode]
7.6 Pulse width modulation (PWM) mode
[Precautions for pulse width modulation (PWM) mode]

7.1 Overview

7.1 Overview

Timer A consists of ten counters, Timers A0 to A9, each equipped with a 16-bit reload function. Timers A0 to A9 operate independently of one other.

Each timer is equipped with the different operating mode; therefore, in this chapter, timers are referred to as follows:

- Timers A0 to A9; timer Ai (i = 0 to 9)
- Timer A, equipped with the I/O function; timer Aj (j = 0 to 2, 4, 9)
- Timer A, not equipped with the I/O function; timer Ak (k = 3, 5 to 8)

Timer Aj (j = 0 to 2, 4, 9) has four operating modes listed below. Except for the event counter mode, timer Aj has the same functions.

Timer Ak (k = 3, 5 to 8) is equipped with the timer mode only. Table 7.1.1 lists the functions of timer Ai (i = 0 to 9).

(1) Timer mode : timer Ai (i = 0 to 9)

In this mode, the timer counts an internally generated count source. For timer Aj (j = 0 to 2, 4, 9), following functions can be used in this mode:

- Gate function
- Pulse output function

(2) Event counter mode : timer Aj (j = 0 to 2, 4, 9)

In this mode, the timer counts an external signal. Following functions can be used in this mode:

- Pulse output function
- Two-phase pulse signal processing function (Timers A2, A4, and A9)

(3) One-shot pulse mode : timer Aj (j = 0 to 2, 4, 9)

In this mode, the timer outputs a pulse which has an arbitrary width once.

(4) Pulse width modulation (PWM) mode : timer Aj (j = 0 to 2, 4, 9)

In this mode, the timer outputs pulses which have an arbitrary width in succession. In this mode, the timer serves as one of the following pulse width modulators:

• 16-bit pulse width modulator

• 8-bit pulse width modulator

TIMER A

7.1 Overview

Table 7.1.1 Functions of timer Ai (i = 0 to 9)

					Time	r Ai (i = 0 1	to 9)			
Fur	nctions of timers	Time	ər Aj ((j = 0	to 2,	4 ,9)	Tim	er Ak	(k =	3, 5 t	o 8)
		TA0	TA1	TA2	TA4	TA9	TA3	TA5	TA6	TA7	TA8
Timer mode	Timer	\sim	/		\checkmark				\checkmark		
	Gate function	V	/		\checkmark						
	Pulse output function	\sim	/		\checkmark				_		
Event counter mode	Pulse output function	\sim	/		\checkmark						
	Two-phase pulse signal processing function	_			√ (Ւ	lote)					
One-shot pulse mode		\sim	/		\checkmark				_		
Pulse width modulatio	n (PWM) mode	\sim	/		\checkmark						

Note: Normal processing for TA2; and quadruple processing for TA4, TA9

TIMER A

7.2 Block description

7.2 Block description

Figure 7.2.1 shows the block diagram of timer Aj (j = 0 to 2, 4, 9). Figure 7.2.2 shows the block diagram of timer Ak (k = 3, 5 to 8). Explanation of registers relevant to timer A is described below.




Fig. 7.2.1 Block diagram of timer Aj (j = 0 to 2, 4, 9)




Fig. 7.2.2 Block diagram of timer Ak (k = 3, 5 to 8)

TIMER A 7.2 Block description

7.2.1 Counter and Reload register (timer Ai register)

Each of timer Ai counter and reload register consists of 16 bits.

Countdown in the counter is performed each time the count source is input. In the event counter mode, it can also function as an up-counter.

The reload register is used to store the initial value of the counter. When a counter underflow or overflow occurs, the reload register's contents are reloaded into the counter.

A value is set to the counter and reload register by writing the value to the timer Ai register. Table 7.2.1 lists the memory assignment of the timer Ai register.

The value written into the timer Ai register while counting is not in progress is set to the counter and reload register. The value written into the timer Ai register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next reload time. The value obtained when reading out the timer Ai register varies according to the operating mode. Table 7.2.2 lists reading from and writing to the timer Ai register.

Timer Ai registerHigh-order byteLow-order byteTimer A0 registerAddress 4716Address 4616Timer A1 registerAddress 4916Address 4816Timer A2 registerAddress 4B16Address 4A16Timer A3 registerAddress 4D16Address 4C16Timer A4 registerAddress 4F16Address 4E16Timer A5 registerAddress C716Address C616Timer A6 registerAddress C916Address C816Timer A7 registerAddress C916Address CA16Timer A8 registerAddress CD16Address CC16Timer A9 registerAddress CF16Address CE16	Table 7.2.1 Mem	ory assignment o	f timer Ai register
Timer A1 registerAddress 4916Address 4816Timer A2 registerAddress 4B16Address 4A16Timer A3 registerAddress 4D16Address 4C16Timer A4 registerAddress 4F16Address 4E16Timer A5 registerAddress C716Address C616Timer A6 registerAddress C916Address C816Timer A7 registerAddress CB16Address CA16Timer A8 registerAddress CB16Address CA16	Timer Ai register	High-order byte	Low-order byte
Timer A2 registerAddress 4B16Address 4A16Timer A3 registerAddress 4D16Address 4C16Timer A4 registerAddress 4F16Address 4E16Timer A5 registerAddress C716Address C616Timer A6 registerAddress C916Address C816Timer A7 registerAddress CB16Address CA16Timer A8 registerAddress CD16Address CC16	Timer A0 register	Address 47 ₁₆	Address 4616
Timer A3 registerAddress 4D16Address 4C16Timer A4 registerAddress 4F16Address 4E16Timer A5 registerAddress C716Address C616Timer A6 registerAddress C916Address C816Timer A7 registerAddress CB16Address CA16Timer A8 registerAddress CD16Address CC16	Timer A1 register	Address 4916	Address 4816
Timer A4 registerAddress 4F16Address 4E16Timer A5 registerAddress C716Address C616Timer A6 registerAddress C916Address C816Timer A7 registerAddress CB16Address CA16Timer A8 registerAddress CD16Address CC16	Timer A2 register	Address 4B ₁₆	Address 4A ₁₆
Timer A5 registerAddress C716Address C616Timer A6 registerAddress C916Address C816Timer A7 registerAddress CB16Address CA16Timer A8 registerAddress CD16Address CC16	Timer A3 register	Address 4D ₁₆	Address 4C ₁₆
Timer A6 registerAddress C916Address C816Timer A7 registerAddress CB16Address CA16Timer A8 registerAddress CD16Address CC16	Timer A4 register	Address 4F ₁₆	Address 4E ₁₆
Timer A7 registerAddress CB16Address CA16Timer A8 registerAddress CD16Address CC16	Timer A5 register	Address C7 ₁₆	Address C616
Timer A8 register Address CD ₁₆ Address CC ₁₆	Timer A6 register	Address C916	Address C816
	Timer A7 register	Address CB ₁₆	Address CA ₁₆
Timer A9 register Address CF16 Address CE16	Timer A8 register	Address CD ₁₆	Address CC ₁₆
	Timer A9 register	Address CF ₁₆	Address CE16

Table 7.2.1 Memory assignment of timer Ai register

Note: At reset, the contents of the timer Ai register are undefined.

Table 7.2.2 Reading from and writing to timer Ai register

Operating mode	Read	Write
Timer mode	Counter value is read out.	<while counting=""></while>
Event counter mode	(Note 1)	Written only to reload register. <while counting="" not=""> Written to both of the counter</while>
One-shot pulse mode	Undefined value is read out.	
Pulse width modulation (PWM) mode		and reload register.

Notes 1: Also refer to sections "[Precautions for timer mode]" and "[Precautions for event counter mode]."

2: When reading from and writing to the timer Ai register, perform it in a unit of 16 bits.

3: Each of timers A3 and A5 to A8 is equipped with the timer mode only.

7.2 Block description

7.2.2 Timer A clock division select register

In the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode, the count source select bits (bits 6 and 7 at addresses 56₁₆ to 5A₁₆, D6₁₆ to DA₁₆), and timer A clock division select bits (bits 0 and 1 at address 45₁₆) select the count source. Figure 7.2.3 shows the structure of the timer A clock division select register. Table 7.2.3 lists the count source (in the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode).

Each of timers A3 and A5 to A8 is equipped with the timer mode only.

	A clock division select register (A			
Bit	Bit name	Function	 At reset	R/W
0	Timer A clock division select bits	See Table 7.2.3.	0	RW
1			0	RW
7 to 2	The value is "0" at reading.		0	_

Fig. 7.2.3 Structure of timer A clock division select register

puls	Table 7.2.3 Count source (in timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode)				
Count source select bits (bits 6 and 7 at addresses		Timer A clock division select bits (bits 0 and 1 at address 45 ₁₆)			
5616 to 5A16, D616 to DA16)	00	01	10	11	
00	f2	f1	f1		
01	f 16	f 16	f 64	Do not	
10	f 64	f 64	f 512	select.	
11	f 512	f 4096	f 4096		

7.2.3 Count start register

This register is used to start and stop counting. One bit of this registar corresponds to one timer. (This is the one-to-one relationship.) Figure 7.2.4 shows the structures of the count start registers 0 and 1.

Bit	Bit name		Function		At reset	R/W
0	Timer A0 count start bit	0 : Stop counting			0	RW
1	Timer A1 count start bit	1 : Start counting			0	RW
2	Timer A2 count start bit				0	RW
3	Timer A3 count start bit				0	RW
4	Timer A4 count start bit				0	RW
5	Timer B0 count start bit				0	RW
6	Timer B1 count start bit				0	RW
7	Timer B2 count start bit				0	RW
7				b7 b6 b5	0 b4 b3 b2	RW
7	Timer B2 count start bit		Function	b7 b6 b5		RW
7 Count s	Timer B2 count start bit	0 : Stop counting	Function	b7 b6 b5	b4 b3 b2	RW 2 b1 b
7 Count s Bit	Timer B2 count start bit start register 1 (Address 41 ₁₆) Bit name	0 : Stop counting 1 : Start counting	Function	b7 b6 b5	b4 b3 b2	RW 2 b1 b 2 b1 b 7 b1 b 8 k/W
7 Count s Bit 0	Timer B2 count start bit start register 1 (Address 41 ₁₆) Bit name Timer A5 count start bit		Function	b7 b6 b5	b4 b3 b2 At reset	RW 2 b1 b R/W RW
7 Count s Bit 0 1	Timer B2 count start bit start register 1 (Address 41 ₁₆) Bit name Timer A5 count start bit Timer A6 count start bit		Function	b7 b6 b5	b4 b3 b2 At reset 0 0	RW 2 b1 b R/W RW RW
7 Count s Bit 0 1 2	Timer B2 count start bit start register 1 (Address 41 ₁₆) Bit name Timer A5 count start bit Timer A6 count start bit Timer A7 count start bit		Function	b7 b6 b5	b4 b3 b2 At reset 0 0	RW 2 b1 b R/W RW RW RW

Fig. 7.2.4 Structures of count start registers 0 and 1

7.2 Block description

7.2.4 Timer Ai mode register

Figure 7.2.5 shows the structure of the timer Ai mode register. The operating mode select bits are used to select the operating mode of timer Ai. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.

		·		
Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	0 0 : Timer mode 0 1 : Event counter mode	0	RW
1	(Note)	1 0 : One-shot pulse mode 1 1 : Pulse width modulation (PWM) mode	0	RW
2	These bits have different functio	ese bits have different functions according to the operating mode.		RW
3			0	RW
4			0	RW
5			0	RW
6			0	RW
7			0	RW

Fig. 7.2.5 Structure of timer Ai mode register

7.2.5 Timer Ai interrupt control register

Figure 7.2.6 shows the structure of the timer Ai interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."

imer A	i interrupt control register (i = 0 (i = 5	to 4) (Addresses 7516 to 7916) to 9) (Addresses F516 to F916)		
Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note)
7 to 4	Nothing is assigned.		Undefined	

Fig. 7.2.6 Structure of timer Ai interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select a timer Ai interrupt's priority level. When using timer Ai interrupts, select the priority level from levels 1 through 7. When a timer Ai interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable timer Ai interrupts, set these bits to "000₂" (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when a timer Ai interrupt request occurs. This bit is automatically cleared to "0" when the timer Ai interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.

7.2 Block description

7.2.6 Port P2 and port P6 direction registers

The I/O pins of timers A0 to A2 are multiplexed with port P6 pins, and the I/O pins of timers A4 and A9 are multiplexed with port P2 pins. When using these pins as timer Aj (j = 0 to 2, 4, 9)'s input pins, clear the corresponding bits of the port P6 and port P2 direction registers to "0" in order to set these port pins for the input mode. When used as timer Aj's output pins, these pins are forcibly set to the output pins of timer Aj regardless of the direction registers' contents. Figure 7.2.7 shows the relationship between the port P6 and port P2 direction registers and the timer Aj's I/O pins.

Note that each bit of the port P6 direction register becomes "0" by an input of a falling edge to pin $\overline{P6OUT_{CUT}}$. (Refer to section "5.2.3 Pin $\overline{P6OUT_{CUT}}/\overline{INT_4}$.") When switching the output pins of timers A0 to A2 to the port output pins, the following procedure is required.

① Return the input level at pin P6OUTcut to "H."

- ^② Write data to the port P6 register's bit corresponding to the port P6 pin, where data is to be output.
- ③ Set "1" to the port P6 direction register's bit corresponding to the above P6 register's bit; therefore, this bit enters the output mode.

When the input level at pin $\overline{P6OUT_{CUT}}$ = "L," no bit of the port P6 direction register can be set to "1."

ort P6	direction register (Address 1	0 ₁₆)	b4 b3 b2	2 b1 b
Bit	Corresponding pin	Functions	At reset	R/W
0	Pin TA0ou⊤ (Pin W/RTP0₀)	0 : Input mode	0	RW
1	Pin TA0ıℕ (Pin V/RTP0₁)	1 : Output mode	0	RW
2	Pin TA1out (Pin U/RTP02)	-	0	RW
3	Pin TA1ı (Pin W/RTP0₃)	When using this pin as timer Aj's input pin, be sure to clear the corresponding bit to "0."	0	RW
4	Pin TA2out (Pin V/RTP10)		0	RW
5	Pin TA2 _{IN} (Pin U/RTP11)		0	RW
7, 6	Nothing is assigned.		Undefined	—

Notes 1: Each of bits 0 to 5 becomes "0" by an input of the falling edge to pin P6OUTcut/INT4. (Refer to section "5.2.3 Pin P6OUTcut/ INT4.")

b7 b6 b5 b4 b3 b2 b1 b0

2: The pins in () are I/O pins of other internal peripheral devices, which are multiplexed.

Bit	Correspond	ing pin	Functions	At reset	R/V
0	Pin TA4out		0 : Input mode	0	RW
1	Pin TA4 _{IN}		1 : Output mode	0	RW
2	Pin TA9out		When using this pin as timer Aj's input pin, be sure to clear the corresponding bit to "0."	0	RW
3	Pin TA9 _{IN}			0	RW
4	Pin TB0 _{IN}	(Note 1)		0	RW
5	Pin TB1 _{IN}	(Note 2)		0	RW
6	Pin TB2 _{IN}	(Note 3)		0	RW
7		(Note 4)		0	RW

3: This applies when the TB2_{IN} pin select bit (bit 2 at address AE₁₆) = 1.

4: This applies when the INTs/RTPTRGO pin select bit (bit 3 at address AE16) = 1.
5: The pins in () are I/O pins of other internal peripheral devices, which are multiplexed.

Fig. 7.2.7 Relationship between port P6 and port P2 direction registers and timer Aj's I/O pins

In this mode, the timer counts an internally generated count source. Table 7.3.1 lists the specifications of the timer mode. Figure 7.3.1 shows the structures of the timer Ai register and timer Ai mode register in the timer mode.

Item	Specifications			
Count source fi	f1, f2, f16, f64, f512, Or f4096			
Count operation	Countdown			
	• When a counter underflow occurs, reload register's contents are			
	reloaded, and counting continues.			
Division ratio	$\frac{1}{(n + 1)}$ n : Timer Ai register setting value			
Count start condition	When count start bit is set to "1."			
Count stop condition	When count start bit is cleared to "0."			
Interrupt request occurrence timing	When a counter underflow occurs.			
TAjıN pin function	Programmable I/O port pin or gate input pin			
TAjout pin function	Programmable I/O port pin or pulse output pin			
Read from timer Ai register	Counter value can be read out.			
Write to timer Ai register	While counting is stopped			
	When a value is written to the timer Ai register, it is written to both			
	reload register and counter.			
	 While counting is in progress 			
	When a value is written to the timer Ai register, it is written to only			
	reload register. (Transferred to the counter at the next reload timing.)			

Table 7.3.1	Specifications	of	timer	mode
-------------	----------------	----	-------	------

Note: Only timer Aj (j = 0 to 2, 4, 9) is equipped with the I/O pins.

		(Timer A9 register (/ ^{b15)} ^{b7}	(b8) b0 b7	,	t
				1		
Bit		Function			At reset	R/W
5 to 0	Any value in the range from "0000 Assuming that the set value = n , th When reading, the register indica	e counter divid	es the count source fre	equency by (n + 1)	Undefined	RW
imer A	Aj mode register (j = 0 to 2, 4, 9 Bit name) (Addresses	5616 to 5816, 5A16, C	DA ₁₆) 07 b6 b5 0A ₁₆)	b4 b3 b2	2 b1 b 0 0
<u>о</u>	Operating mode select bits	b1 b0			0	RW
1		00: Timer m	iode		0	RW
2	Pulse output function select bit		output n functions as a prog	rammable I/O port	0	RW
		pin.) 1 : Pulse outj (TAjout pi		e output pin.)		
3	Gate function select bits	1 : Pulse out (TAjou⊤ pi 0 0 : } No g 0 1 : } (TAju port 1 0 : Gate	n functions as a pulse pate function n pin functions as a p pin.) e function	rogrammable I/O	0	RW
3	Gate function select bits	1 : Pulse out (TAjou⊤ pi 0 0 : No c 0 1 : No c 0 1 : Cali port 1 0 : Gate (Cou put s 1 1 : Gate (Cou	n functions as a pulse late function ℕ pin functions as a p pin.)	rogrammable I/O nile TAjı∾ pin's in-	0	RW
_	Gate function select bits Fix this bit to "0" in timer mode.	1 : Pulse out (TAjou⊤ pi 0 0 : No c 0 1 : No c 0 1 : Cali port 1 0 : Gate (Cou put s 1 1 : Gate (Cou	n functions as a pulse pate function pin functions as a p pin.) function unter is active only wl signal is at "L" level.) function unter is active only wl	rogrammable I/O nile TAjı∾ pin's in-		
4	_	1 : Pulse out (TAjou⊤ pi 0 0 : No c 0 1 : No c 0 1 : Cali port 1 0 : Gate (Cou put s 1 1 : Gate (Cou	n functions as a pulse pate function pin functions as a p pin.) function inter is active only wl signal is at "L" level.) function inter is active only wl signal is at "H" level.)	rogrammable I/O nile TAjı∾ pin's in-	0	RW

Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	0 0 : Timer mode	0	RW
1			0	RW
5 to 2	Fix these bits to "0000" in timer mode.		0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 7.3.1 Structures of timer Ai register and timer Ai mode register in timer mode

7.3.1 Setting for timer mode

Figure 7.3.2 shows an initial setting example for registers related to the timer mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to section **"CHAPTER 6. INTERRUPTS."**




Fig. 7.3.2 Initial setting example for registers relevant to timer mode

7.3.2 Operation in timer mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- 2 When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Ai interrupt request bit is set to "1" at the underflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.




Figure 7.3.3 shows an example of operation in the timer mode.

Fig. 7.3.3 Example of operation in timer mode (without pulse output and gate functions)

7.3.3 Select function

In timer Aj (j = 0 to 2, 4, 9), the gate function or pulse output function can be selected. The following describes the gate and pulse output functions.

(1) Gate function

The gate function is selected by setting the gate function select bits (bits 4 and 3 at addresses 56_{16} to 58_{16} , $5A_{16}$, DA_{16}) to "10₂" or "11₂." The gate function makes it possible to start or stop counting depending on the TAj_{IN} pin's input signal. Table 7.3.2 lists the count valid levels. Figure 7.3.4 shows an example of operation with the gate function selected.

When selecting the gate function, set the port P2 and port P6 direction registers' bits which correspond to the TA_j pins for the input mode. Additionally, make sure that the TA_j pin's input signal has a pulse width equal to or more than two cycles of the count source.

Gate function select bits		Count valid level (Duration while counter counts)
b4	b3	
1	0	While TAjıN pin's input signal level is at "L" level
1	1	While TAj _{IN} pin's input signal level is at "H" level

Table 7.3.2 Count valid levels

Note: The counter does not count while the TAj_{IN} pin's input signal is not at the count valid level.




Fig. 7.3.4 Example of operation with gate function selected

(2) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses 56_{16} to 58_{16} , $5A_{16}$, DA_{16}) to "1." When this function is selected, the TAjout pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P2 and port P6 direction registers. The TAjout pin outputs a pulse of which polarity is inverted each time a counter underflow occurs. When the count start bit (addresses 40_{16} , 41_{16}) is "0" (count stopped), the TAjout pin outputs "L" level. Figure 7.3.5 shows an example of operation with the pulse output function selected.




Fig. 7.3.5 Example of operation with pulse output function selected

[Precautions for timer mode]

- 1. Each of timers A3, A5 to A8 is not equipped with the gate function and pulse output function.
- 2. By reading the timer Ai register, the counter value can be read out at arbitrary timing. However, if the timer Ai register is read at the reload timing shown in Figure 7.3.6, the value "FFFF₁₆" is read out. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.3.6 Reading timer Ai register

7.4 Event counter mode

7.4 Event counter mode

Timer Aj (j = 0 to 2, 4, 9) is equipped with the event counter mode. In this mode, the timer counts an external signal.

Tables 7.4.1 and 7.4.2 list the specifications of the event counter mode. Figure 7.4.1 shows the structures of the timer Aj register and timer Aj mode register in the event counter mode. Each of timers A3, A5 to A8 is not equipped with this mode.

Table 7.4.1 Specifications of event	counter mode (when not	t using two-phase pulse signal processing
function)		

Item	Specifications
Count source	● External signal input to the TAj _{IN} pin
	• The count source's valid edge can be selected from the falling edge
	and the rising edge by software.
Count operation	• Countup or countdown can be switched by external signal or software.
	• When a counter overflow or underflow occurs, reload register's con-
	tents are reloaded, and counting continues.
Division ratio	● For countdown 1
	• For countup $(n + 1)$ n: Timer Aj register's set value
	• For countup
	$\frac{1}{(FFFF_{16} - n + 1)}$
	$(\Gamma\Gamma\Gamma\Gamma\Gamma16 - 11 + 1)$
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter overflow or underflow occurs.
TAj _{IN} pin's function	Count source input
TAjout pin's function	Programmable I/O port pin, pulse output pin, or countup/countdown
	switch signal input pin
Read from timer Aj register	Counter value can be read out.
Write to timer Aj register	While counting is stopped
	When a value is written to timer Aj register, it is written to both of
	the reload register and counter.
	 While counting is in progress
	When a value is written to timer Aj register, it is written only to the
	reload register. (Transferred to the counter at the next reload timing.)

function in timers A2	, A4, and A9)
Item	Specifications
Count source	External signal (two-phase pulse) input to the following pins:
	• TA2IN, TA2OUT
	• TA4IN, TA4OUT
	• TA9IN, TA9OUT
Count operation	• Countup or countdown can be switched by external signal (two-
	phase pulse).
	• When a counter overflow or underflow occurs, reload register's con-
	tents are reloaded, and counting continues.
Division ratio	• For countdown
	$\frac{1}{(n + 1)}$
	• For countup n: Timer A2/A4/A9 register's set value
	1
	$(FFFF_{16} - n + 1)$
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter overflow or underflow occurs.
Function of the following pins:	Two-phase pulse input
• TA2IN, TA2OUT	
• TA4IN, TA4OUT	
• TA9IN, TA9OUT	
Read from timer A2/A4/A9 register	Counter value can be read out by reading timer A2/A4/A9 register.
Write to timer A2/A4/A9 register	While counting is stopped
	When a value is written to timer A2/A4/A9 register, it is written to
	both of the reload register and counter.
	While counting is in progress
	When a value is written to timer A2/A4/A9 register, it is written only to the
	reload register. (Transferred to the counter at the next reload timing.)

Table 7.4.2 Specifications of event counter mode (when using two-phase pulse signal processing function in timers A2, A4, and A9)

7.4 Event counter mode

Fimer A	A1 register (Addresses 49 ₁₆ , 48 ₁₀ A2 register (Addresses 4B ₁₆ , 4A ₁	16)	(b15)	(b					
	A4 register (Addresses 4F16, 4E1	,	b7		0 b7				b0
	A9 register (Addresses CF ₁₆ , CE	,							
Bit		Functio	 on				At re	eset	R/W
15 to 0	Any value in the range from "0000 Assuming that the set value = n, th during countdown, or by (FFFF ₁₆ – When reading, the register indica	he counter div n + 1) during	vides the count so g countup.	urce frequer	ıcy by	y (n + 1	Undef)	rined	RW
Timer A	Aj mode register (j = 0 to 2, 4, 9)	(Addresse	s 5616 to 5816, 5	A16, DA16)	b7 X	b6 b5	b4 b;	3 b2	0 1
Fimer A	Aj mode register (j = 0 to 2, 4, 9) Bit name) (Addresse:	s 5616 to 5816, 5						
		b1 b0	Functio				b4 b3 At re	eset	0 1
Bit	Bit name	b1 b0					At re	eset	0 1 R/W
Bit 0	Bit name	0 1 : Event	Functio counter mode se output (TAjou nmable I/O port pi utput (TAjour pin	on ∪⊤ pin funct in.)	X	X 0 as a	At re	eset	0 1 R/W RW
Bit 0 1	Bit name Operating mode select bits	0 : No puls program 1 : Pulse or output p	Functio counter mode se output (TAjou nmable I/O port pi utput (TAjour pin	on u⊤ pin funct in.) functions a external sig	ions as a p	X 0 as a	At re 0 0	eset	0 1 R/W RW RW
Bit 0 1 2	Bit name Operating mode select bits Pulse output function select bit	 b1 b0 0 1 : Event 0 : No puls program 1 : Pulse or output p 0 : Counts a 1 : Counts a 0 : Contents 	Function counter mode se output (TAjou nmable I/O port pi nutput (TAjour pin pin.) at falling edge of o	on ज pin funct in.) functions a external sig external sig	ions as a p	X 0 as a	At re 0 0 0	eset	0 1 R/W RW RW RW
Bit 0 1 2 3	Bit name Operating mode select bits Pulse output function select bit Count polarity select bit Up-down switching factor select	0 : No puls program 1 : Pulse or output p 0 : Counts a 1 : Counts a 0 : Contents 1 : Input sig	Function counter mode se output (TAjoun nmable I/O port pin utput (TAjoun pin pin.) at falling edge of e s of up-down regi	on ज pin funct in.) functions a external sig external sig	ions as a p	X 0 as a	At re 0 0 0	eset	0 1 R/W RW RW RW
Bit 0 1 2 3 4	Bit name Operating mode select bits Pulse output function select bit Count polarity select bit Up-down switching factor select bit	 b1 b0 0 1 : Event 0 : No puls program 1 : Pulse of output p 0 : Counts a 1 : Counts a 1 : Counts a 1 : Counts a 1 : Input sig mode. 	Function counter mode se output (TAjoun nmable I/O port pin utput (TAjoun pin pin.) at falling edge of e s of up-down regi	on ज pin funct in.) functions a external sig external sig	ions as a p	X 0 as a	At re 0 0 0 0 0	eset)))	0 1 R/W RW RW RW RW

Fig. 7.4.1 Structures of timer Aj register and timer Aj mode register in event counter mode

7.4.1 Setting for event counter mode

Figures 7.4.2 and 7.4.3 show an initial setting example for registers related to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."




Fig. 7.4.2 Initial setting example for registers related to event counter mode (1)

7.4 Event counter mode




Fig. 7.4.3 Initial setting example for registers relevant to event counter mode (2)

7.4.2 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source's valid edge.
- ⁽²⁾ When a counter underflow or overflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Aj interrupt request bit is set to "1" at the underflow or overflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 7.4.4 shows an example of operation in the event counter mode.




Fig. 7.4.4 Example of operation in event counter mode (without pulse output and two-phase pulse signal processing functions)

7.4 Event counter mode

7.4.3 Switching between countup and countdown

Figure 7.4.5 shows structures of the up-down registers 0 and 1.

The up-down register or the input signal from the TA_{jouT} pin is used to switch countup from and to countdown. This switching is performed by the up-down bit when the up-down switching factor select bit (bit 4 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) is "0," and by the input signal from the TA_{jouT} pin when the up-down switching factor select bit is "1."

When the switching between countup and countdown is set while counting is in progress, this switching is actually performed when the count source's next valid edge is input.

(1) Switching by up-down bit

Countdown is performed when the up-down bit is "0," and countup is performed when the up-down bit is "1." Figure 7.4.5 shows the structures of the up-down registers 0 and 1.

(2) Switching by TAjout pin's input signal

Countdown is performed when the TAjout pin's input signal is at "L" level, and countup is performed when the TAjout pin's input signal is at "H" level.

When using the TAjout pin's input signal to switch countup from and to countdown, set the port P2 and port P6 direction registers' bits which correspond to the TAjout pin for the input mode.

7.4 Event counter mode

	rn register 0 (Address 44 ₁₆)	0	0	
Bit	Bit name	Function	At reset	R/W
0	Timer A0 up-down bit	0 : Countdown	0	RW
1	Timer A1 up-down bit	1 : Countup This function is valid when the contents of the up-	0	RW
2	Timer A2 up-down bit	down register is selected as the up-down switching factor.	0	RW
3	Fix this bit to "0."		0	RW
4	Timer A4 up-down bit	0 : Countdown 1 : Countup	0	RW
		This function is valid when the contents of the up- down register is selected as the up-down switching factor.		
5	Timer A2 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled	0	WO (Note)
		When not using the two-phase pulse signal processing function, clear the bit to "0." The value is "0" at reading.		
6	Fix this bit to "0."	5	0	WO (Note)
7	Timer A4 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled	0	WO (Note
ote: Us	e the MOVM (MOVMB) or STA(STAB, S	When not using the two-phase pulse signal processing function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7.		
	e the MOVM (MOVMB) or STA(STAB, S on register 1 (Address C4 ₁₆)	function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7.	b4 b3 b2	
lp-dow	n register 1 (Address C4 ₁₆)	function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7. b7 b6 b5	0 0	0 0
lp-dow Bit		function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7. b7 b6 b5		0 0 R/W
lp-dow	n register 1 (Address C4 ₁₆) Bit name Fix these bits to "0000."	function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7. b7 b6 b5 0 0 Function 0 : Countdown	0 0 At reset	0 0
Ip-dow Bit 3 to 0	rn register 1 (Address C4 ₁₆) Bit name	function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7.	00 At reset	00 R/W RW
Ip-dow Bit 3 to 0	n register 1 (Address C4 ₁₆) Bit name Fix these bits to "0000."	function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7.	00 At reset	0 0 R/W RW RW
lp-dow Bit 3 to 0 4	rn register 1 (Address C4 ₁₆) Bit name Fix these bits to "0000." Timer A9 up-down bit	function, clear the bit to "0." The value is "0" at reading. STAD) instruction for writing to bits 5 to 7.	0 0 At reset 0	000 R/W RW RW



7.4 Event counter mode

7.4.4 Selectable functions

The following describes the selectable pulse output, and two-phase pulse signal processing functions.

(1) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses 56_{16} to 58_{16} , $5A_{16}$, DA_{16}) to "1." When this function is selected, the TAjout pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P2 and port P6 direction registers. The TAjout pin outputs a pulse of which polarity is inverted each time a counter underflow or overflow occurs. (Refer to Figure 7.3.5).


When the count start bit (addresses 4016, 4116) is "0" (count stopped), the TAjour pin outputs "L" level.

(2) Two-phase pulse signal processing function (Timers A2, A4, A9)

For timers A2, A4, A9, the two-phase pulse signal processing function is selected by setting the two-phase pulse signal processing select bits (bits 5 and 7 at address 44₁₆, bit 7 at address C4₁₆) to "1." (See Figure 7.4.5.) Figure 7.4.6 shows the timer A2/A4/A9 mode registers when the two-phase pulse signal processing function is selected.

For timers with two-phase pulse signal processing function selected, the timer counts two kinds of pulses of which phases differ by 90 degrees. There are two types of the two-phase pulse signal processing: normal processing and quadruple processing. In timer A2, normal processing is performed; in timers A4 and A9, quadruple processing is performed.

For the port P2 and P6 direction registers' bits corresponding to the pins used for two-phase pulse input, be sure to set these bits for the input mode.



Timer A2 mode register (Address 5816) Timer A4 mode register (Address 5A16) Timer A9 mode register (Address 5D16)



Fig. 7.4.6 Timer A2/A4/A9 mode registers when two-phase pulse signal processing function is selected

7.4 Event counter mode


<Normal processing>

Countup is performed at the rising edges input to the TA2IN pin when the TA2IN and TA2OUT have the relationship that the TA2IN pin's input signal goes from "L" to "H" while the TA2OUT pin's input signal is at "H" level. Countdown is performed at the falling edges input to the TA2IN pin when the TA2IN and TA2OUT have the relationship that the TA2IN pin's input signal goes from "H" to "L" while the TA2OUT pin's input signal is "H." (See Figure 7.4.7.)


<Quadruple processing>

Countup is performed at all rising and falling edges input to the TAmout and TAmin pins when the TAmin and TAmout have the relationship that the TAmin pin's input signal level goes from "L" to "H" while the TAmout pin's input signal is at "H" level. Countdown is performed at all rising and falling edges input to the TAmout and TAmin pins when the TAmin and TAmout have the relationship that the TAmin pin's input signal level goes from "H" to "L" while the TAmout pin's input signal is at "H" level. (See Figure 7.4.8.)

Table 7.4.3 lists the input signals on the TAMOUT and TAMIN pins when the quadruple processing is selected.









	Input signal to TAmout pin	Input signal to TAmın pin
Countup	"H" level	Rising edge
	"L" level	Falling edge
	Rising edge	"L" level
	Falling edge	"H" level
Countdown	"H" level	Falling edge
	"L" level	Rising edge
	Rising edge	"H" level
	Falling edge	"L" level

Table 7.4.3 TAmout and TAmin pin's input signals when quadruple processing is selected

[Precautions for event counter mode]

[Precautions for event counter mode]

- 1. Each of timers A3, A5 to A8 is not equipped with the event counter mode.
- 2. While counting is in progress, by reading the timer Aj (j = 0 to 2, 4, 9) register, the counter value can be read out at any timing. However, if the timer Aj register is read at the reload timing shown in Figure 7.4.9, the value "FFF16" (at an underflow) or "000016" (at the overflow) is read out. If reading is performed in the period from when a value is set into the timer Aj register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.4.9 Reading timer Aj register

- 3. The TAjout pin is used for all functions listed below. Accordingly, only one of these functions can be selected for each timer.
 - Switching between countup and countdown by TAjout pin's input signal
 - Pulse output function
 - Two-phase pulse signal processing function (Timers A2, A4, A9)

7.5 One-shot pulse mode

Timer Aj (j = 0 to 2, 4, 9) is equipped with the one-shot pulse mode. In this mode, the timer outputs a pulse which has an arbitrary width once.

When a trigger occurs, the timer outputs "H" level from the TAj_{OUT} pin for an arbitrary time. Table 7.5.1 lists the specifications of the one-shot pulse mode. Figure 7.5.1 shows the structures of the timer Aj register and timer Aj mode register in the one-shot pulse mode.

Each of timers A3, A5 to A8 is not equipped with this mode.

Item	Specifications
Count source fi	f1, f2, f16, f64, f512, Or f4096
Count operation	Countdown
	• When the counter value becomes "000016," reload register's con-
	tents are reloaded, and counting stops.
	• If a trigger occurs during counting, reload register's contents are
	reloaded, and counting continues.
Output pulse width ("H")	n[s]n : Timer Aj register's set value
Count start condition	● When a trigger occurs. (Note)
	 Internal or external trigger can be selected by software.
Count stop condition	● When the counter value becomes "000016"
	When the count start bit is cleared to "0"
Interrupt request occurrence timing	When counting stops.
TAj _{IN} pin's function	Programmable I/O port pin or trigger input pin
TAjout pin's function	One-shot pulse output
Read from timer Aj register	An undefined value is read out.
Write to timer Aj register	While counting is stopped
	When a value is written to timer Aj register, it is written to both of
	the reload register and counter.
	While counting is in progress
	When a value is written to timer Aj register, it is written only to the
	reload register. (Transferred to counter at the next reload timing.)

Table 7.5.1 Specifications of one-shot pulse mode

Note: The trigger is generated with the count start bit = "1."


7.5 One-shot pulse mode

	A1 register (Addresses 4916, 48 A2 register (Addresses 4B16, 47	A ₁₆) (b15) (b8)		
ïmer A	4 register (Addresses 4F ₁₆ , 4I	E ₁₆) b7 b0 b7		b0
ïmer A	A9 register (Addresses CF16, C	E16)		
Bit		Function	At reset	R/W
15 to 0	Any value in the range from "00 Assuming that the set value = output from the TAjout pin is ex	Undefined	WO	
ïmer A	vj mode register (j = 0 to 2, 4, 9	9) (Addresses 5616 to 5816, 5A16, DA16)	b4 b3 b2	2 b1 b0 1 0
imer A	Aj mode register (j = 0 to 2, 4, 9 Bit name	9) (Addresses 5616 to 5816, 5A16, DA16)	b4 b3 b2 1 At reset	
		9) (Addresses 5616 to 5816, 5A16, DA16)		1 0
Bit	Bit name	9) (Addresses 5616 to 5816, 5A16, DA16)	At reset	1 0 R/W
Bit 0	Bit name	9) (Addresses 5616 to 5816, 5A16, DA16)	At reset	1 0 R/W RW
Bit 0 1	Bit name Operating mode select bits	9) (Addresses 56₁6 to 58₁6, 5A₁6, DA₁6) Function ^{b1 b0} 1 0 : One-shot pulse mode lse mode. ^{b4 b3} 0 0 : Writing "1" to one-shot start bit 0 1 : ∫ (TAjıN pin functions as a programmable I/O	At reset 0 0	1 0 R/W RW RW
Bit 0 1 2	Bit name Operating mode select bits Fix this bit to "1" in one-shot pu	9) (Addresses 56₁6 to 58₁6, 5A₁6, DA₁6) Function ^{b1 b0} 1 0 : One-shot pulse mode lse mode. ^{b4 b3} 0 0 :	At reset 0 0 0 0 0	10R/WRWRWRW
Bit 0 1 2 3	Bit name Operating mode select bits Fix this bit to "1" in one-shot pu	9) (Addresses 56₁6 to 58₁6, 5A₁6, DA₁6) Function bt b0 1 0 : One-shot pulse mode lse mode. b4 b3 0 0 : Writing "1" to one-shot start bit 0 1 : (TAjıN pin functions as a programmable I/O port pin.) 1 0 : Falling edge of TAjıN pin's input signal 1 1 : Rising edge of TAjıN pin's input signal	At reset 0 0 0 0	10R/WRWRWRWRW
Bit 0 1 2 3 4	Bit name Operating mode select bits Fix this bit to "1" in one-shot pu Trigger select bits	9) (Addresses 56₁6 to 58₁6, 5A₁6, DA₁6) Function bt b0 1 0 : One-shot pulse mode lse mode. b4 b3 0 0 : Writing "1" to one-shot start bit 0 1 : (TAjıN pin functions as a programmable I/O port pin.) 1 0 : Falling edge of TAjıN pin's input signal 1 1 : Rising edge of TAjıN pin's input signal	At reset 0 0 0 0 0 0	1 0 R/W RW RW RW RW RW


Fig. 7.5.1 Structures of timer Aj register and timer Aj mode register in one-shot pulse mode

7.5.1 Setting for one-shot pulse mode

Figures 7.5.2 and 7.5.3 show an initial setting example for registers related to the one-shot pulse mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."



7.5 One-shot pulse mode



7.5.2 Trigger

The counter is enabled for counting when the count start bit (addresses 40₁₆, 41₁₆) has been set to "1." <u>The counter starts counting when a trigger is generated</u> after counting has been enabled. An internal or external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) are "00₂" or "01₂"; an external trigger is selected when the bits are "10₂" or "11₂."

If a trigger is generated during counting, the reload register's contents are reloaded and the counter continues counting. If a trigger generated during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

(1) When selecting internal trigger

A trigger is generated when writing "1" to the one-shot start bit (addresses 42_{16} , 43_{16}). Figure 7.5.4 shows the structures of the one-shot start registers 0 and 1.

(2) When selecting external trigger

A trigger is generated at the falling edge of the TAj_{IN} pin's input signal when bit 3 at addresses 56_{16} to 58_{16} , $5A_{16}$, DA_{16} is "0," or at its rising edge when bit 3 is "1."

When using an external trigger, set the port P2 and port P6 direction registers' bits which correspond to the TAj_{IN} pins for the input mode.

7.5 One-shot pulse mode

)ne-sh	ot start register 0 (Address 42)	(a)	0	
Bit	Bit name	Function	At reset	R/W
0	Timer A0 one-shot start bit	1 : Start outputting one-shot pulse.	0	WO
1	Timer A1 one-shot start bit	(Valid when an internal trigger is selected.)	0	WO
2	Timer A2 one-shot start bit	The value is "0" at reading.	0	WO
3	Fix this bit to "0."		0	WO
4	Timer A4 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.)	0	WO
		The value is "0" at reading.		
6, 5	Nothing is assigned.		Undefined	_
6, 5 7	Nothing is assigned. Fix this bit to "0."		Undefined 0	– RW
7				1 1
7	Fix this bit to "0."		0 b4 b3 b2	2 b1 k 0
7 Dne-sh	Fix this bit to "0." ot start register 1 (Address 43)	(6)	0 b4 b3 b2 0 0	2 b1 t
7 Dne-sh Bit	Fix this bit to "0." ot start register 1 (Address 43) Bit name	(6)	0 b4 b3 b2 0 0 At reset	2 b1 b 0 b R/W
7 Dne-sh Bit 3 to 0	Fix this bit to "0." ot start register 1 (Address 43) Bit name Fix these bits to "0000."	Function 1 : Start outputting one-shot pulse.	0 b4 b3 b2 0 0 At reset 0	2 b1 b 0 c R/W WO
7 Dne-sh Bit 3 to 0	Fix this bit to "0." ot start register 1 (Address 43) Bit name Fix these bits to "0000."	Function I : Start outputting one-shot pulse. (Valid when an internal trigger is selected.)	0 b4 b3 b2 0 0 At reset 0	2 b1 b 0 c R/W WO

Fig. 7.5.4 Structures of one-shot start registers 0 and 1

7.5.3 Operation in one-shot pulse mode

- ① When the one-shot pulse mode is selected with the operating mode select bits, the TAjout pin outputs "L" level.
- ⁽²⁾ When the count start bit is set to "1," the counter is enabled for counting. <u>After that, counting starts when</u> <u>a trigger is generated.</u>
- ③ When the counter starts counting, the TAjou⊤ pin outputs "H" level. (When a value of "000016" is set to the timer Aj register, the counter stops operating, the output level at pin TAjou⊤ remains "L," and no timer Aj interrupt request does not occur.)
- ④ When the counter value becomes "0000₁6," the output from the TAjou⊤ pin becomes "L" level. Additionally, the reload register's contents are reloaded and the counter stops counting there.
- ⑤ Simultaneously with ④, the timer Aj interrupt request bit is set to "1." This interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 7.5.5 shows an example of operation in the one-shot pulse mode.

When a trigger is generated after A above, the counter and TAjouT pin perform the same operations beginning from O again. Furthermore, if a trigger is generated during counting, the counter performs countdown once after this new trigger is generated, and then, it continues counting with the reload register's contents reloaded. If generating a trigger during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

The one-shot pulse output from the TAj_{OUT} pin can be disabled by clearing the timer Aj mode register's bit 2 to "0." Accordingly, timer Aj can also be used as an internal one-shot timer that does not perform the pulse output. In this case, the TAjouT pin functions as a programmable I/O port pin.

7.5 One-shot pulse mode




Fig. 7.5.5 Example of operation in one-shot pulse mode (selecting external trigger)

[Precautions for one-shot pulse mode]

- 1. Each of timers A3, A5 to A8 is not equipped with the one-shot pulse mode.
- 2. If the count start bit is cleared to "0" during counting, the counter becomes as follows:
 •The counter stops counting, and the reload register's contents are reloaded into the counter.
 •The TAjour pin's output level becomes "L."
 •The timer Aj interrupt request bit is set to "1."
- 3. A one-shot pulse is output synchronously with an internally generated count source. Accordingly, when selecting an external trigger, there will be a delay equivalent to one cycle of the count source at maximum, in a period from when a trigger is input to the TAj_{IN} pin until a one-shot pulse is output.




Fig. 7.5.6 Output delay in one-shot pulse output

- 4. When the timer's operating mode has been set by one of the following procedures, the timer Aj interrupt request bit will be set to "1."
 - •When the one-shot pulse mode is selected after reset
 - •When the operating mode is switched from the timer mode to the one-shot pulse mode
 - •When the operating mode is switched from the event counter mode to the one-shot pulse mode

Accordingly, when using a timer Aj interrupt (interrupt request bit), be sure to clear the timer Aj interrupt request bit to "0" after the above setting.

7.6 Pulse width modulation (PWM) mode

7.6 Pulse width modulation (PWM) mode

Timer Aj (j = 0 to 2, 4, 9) is equipped with the pulse width modulation (PWM) mode.

In this mode, the timer continuously outputs pulses which have an arbitrary width. Table 7.6.1 lists the specifications of the PWM mode. Figure 7.6.1 shows the structures of the timer Aj register and timer Aj mode register in the PWM mode.

Each of timers A3, A5 to A8 is not equipped with this mode.

Item	Specifications
Count source fi	f1, f2, f16, f64, f512, Or f4096
Count operation	• Countdown (operating as an 8-bit or 16-bit pulse width modulator)
	• Reload register's contents are reloaded at rising edge of PWM pulse,
	and counting continues.
	• A trigger generated during counting does not affect the counting.
PWM period/"H" level width	<16-bit pulse width modulator>
	Period = $\frac{(2^{16}-1)}{f_i}$ [s] "H" level width = $\frac{n}{f_i}$ [s] n : Timer Aj register's set value
	<pre><8-bit pulse width modulator> Period = $\frac{(m+1)(2^8-1)}{f_i}$ [s] "H" level width = $\frac{n(m+1)}{f_i}$ [s] "H" level width = $\frac{n(m+1)}{f_i}$ [s]</pre> m:Timer Aj register's low-order 8 bits' set value n : Timer Aj register's high-order 8 bits' set value
Count start condition	• When a trigger is generated. (Note)
	• Internal or external trigger can be selected by software.
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	At falling edge of PWM pulse
TAj _{IN} pin's function	Programmable I/O port pin or trigger input pin
TAjout pin's function	PWM pulse output
Read from timer Aj register	An undefined value is read out.
Write to timer Aj register	While counting is stopped
	When a value is written to the timer Aj register, it is written to both of the reload register and counter.
	While counting is in progress
	When a value is written to the timer Aj register, it is written only to
	the reload register. (Transferred to the counter at the next reload
	time.)

	Table 7.6.1	Specifications	of	PWM	mode
--	-------------	-----------------------	----	-----	------

Note: The trigger is generated with the count start bit = "1."

7.6 Pulse width modulation (PWM) mode

	0 register (Addresses 4716, 46	,			
	1 register (Addresses 49 ₁₆ , 48		(b8)		
	v2 register (Addresses 4B ₁₆ , 4 v4 register (Addresses 4F ₁₆ , 4B	′ h7	b0 b7		b
	19 register (Addresses CF ₁₆ , C	,			
Bit		Function		reset R/	/W
15 to 0	Any value in the range from "00 Assuming that the set value = n from the TAjouT pin is expressed (PWM pulse period = $\frac{2^{16}-1}{f_i}$)	, the "H" level width of the PW		defined W	/0
Note: Use Writ	ncy of count source e the MOVM or STA(STAD) instructior ting to this register must be performed operating as an 8-bit pulse width	in a unit of 16 bits.			
Timer A	0 register (Addresses 4716, 46	516)			
	1 register (Addresses 49 ₁₆ , 48				
Timer A	2 register (Addresses 4B16, 4	(b15)	(b8)		h
	4 register (Addresses 4F16, 4	,	b0 b7		b
Timer A	A9 register (Addresses CF16, C	E16)	I		
Bit		Function	At	reset R/	/W
7 to 0	Any value in the range from "00 Assuming that the set value = m TAjout pin is expressed as follow	, the period of the PWM pulse		defined W	vo
15 to 8	Any value in the range from "00 Assuming that the set value = n from the TAjout pin is expressed	, the "H" level width of the PW		defined W	vo
Note: Use Wri	ncy of count source e the MOVM or STA(STAD) instruction ting to this register must be performed Aj mode register (i = 0 to 2, 4, 9	in a unit of 16 bits.	5A16, DA16)	b3 b2 b1	1_b
Bit	Bit name	Func	tion	t reset R	./W
0	Operating mode select bits	^{b1 b0} 1 1 : PWM mode		0 R'	W
1	-		-	0 R'	W
2	Fix this bit to "1" in PWM mode.				W
3	Trigger select bits	0 0 : 0 1 : 0 0 : 0 :	t start bit s as a programmable I/O	0 R	W
4		ort pin.) 1 0 : Falling edge of TAji∾ p 1 1 : Rising edge of TAji∾ p	in's input signal	0 R'	W
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modu 1 : 8-bit pulse width modula	lator	0 R'	W
	Count source select bits	See Table 7.2.3.		0 R'	W
6					


7.6 Pulse width modulation (PWM) mode

7.6.1 Setting for PWM mode

Figures 7.6.2 and 7.6.3 show an initial setting example for registers relevant to the PWM mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Selecting PWM mode and e	each function	
	Timer Aj mode register (j (Addresses 5616 to 5816, 5 Selection of PWM mode	
	 Trigger select bits b4b3 0 0 : 0 1 : 1 0 : Falling edge of TAjiN pin's 1 1 : Rising edge of TAjiN pin's 	input signal: External trigger
	 16/8-bit PWM mode select bit 0 : Operates as 16-bit pulse v 1 : Operates as 8-bit pulse w 	
	Count source select bits See Table 7.2.3.	
Setting PWM pulse's period	and "H" level width	
● When operating as 16-bit pu (b15) (b8) b7 b0)	Timer A0 register (Addresses 4716, 4616) Timer A1 register (Addresses 4916, 4816) Timer A2 register (Addresses 4B16, 4A16) Timer A4 register (Addresses 4F16, 4E16) Timer A9 register (Addresses CF16, CE16)
	Can be set to "0000	16" to "FFFE16" (n)
● When operating as 8-bit puls (b15) (b8) b7 b0)	Timer A0 register (Addresses 4716, 4616) Timer A1 register (Addresses 4916, 4816) Timer A2 register (Addresses 4B16, 4A16) Timer A4 register (Addresses 4F16, 4E16) Timer A9 register (Addresses CF16, CE16)
	Can	be set to "0016" to "FF16" (m)
	Car	be set to "0016" to "FE16" (n)
Note. When operating as 8-bit pulse w Period = $\frac{(m+1)(2^8-1)}{f_i}$ (fi: con- "H" level width = $\frac{n(m+1)}{f_i}$ However, if n = "0016", the pulse does not operate and the TAjou level. At this time, no timer Aj in occurs.	Frequency of unt source) e width modulator	Vhen operating as 16-bit pulse width modulator $Period = \frac{2^{16} - 1}{f_i}$ (f_i: Frequency of count source) "H" level width = $\frac{n}{f_i}$ However, if n = "000016", the pulse width modulator does not operate and the TAjour pin outputs "L" level. At this ime, no timer Aj interrupt request occurs.
	Continued to Figure a on the next page	

7.6 Pulse width modulation (PWM) mode



7.6 Pulse width modulation (PWM) mode

7.6.2 Trigger

When a trigger is generated, the TAjour pin starts to output PWM pulses. An internal or an external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) are "00₂" or "01₂"; an external trigger is selected when these bits are "10₂" or "11₂."

A trigger generated during PWM pulse output is invalid, and it does not affect the pulse output operation.

(1) When selecting internal trigger

A trigger is generated when "1" is written to the count start bit (addresses 40₁₆, 41₁₆).

(2) When selecting external trigger

A trigger is generated at the falling edge of the TAj_{IN} pin's input signal when bit 3 at addresses 56_{16} to 58_{16} , $5A_{16}$, DA_{16} is "0," or at its rising edge when bit 3 is "1." <u>However, the trigger input is acceptableonly when the count start bit is "1."</u>

When using an external trigger, set the port P2 and port P6 direction registers' bits which correspond to the TAj_{IN} pins for the input mode.

7.6.3 Operation in PWM mode

- ① When the PWM mode is selected with the operating mode select bits, the TAjout pin outputs "L" level.
- ② When a trigger is generated, the counter (pulse width modulator) starts counting and the TAjou⊤ pin outputs a PWM pulse (Notes 1 and 2).
- ③ The timer Aj interrupt request bit is set to "1" each time the PWM pulse level goes from "H" to "L." The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.
- ④ Each time a PWM pulse has been output for one period, the reload register's contents are reloaded and the counter continues counting.

The following explains operations of the pulse width modulator.

(1) 16-bit pulse width modulator

When the 16/8-bit PWM mode select bit is cleared to "0," the counter operates as a 16-bit pulse width modulator. Figures 7.6.4 and 7.6.5 show operation examples of the 16-bit pulse width modulator.

(2) 8-bit pulse width modulator

When the 16/8-bit PWM mode select bit is set to "1," the counter is divided into 8-bit halves. Then, the high-order 8 bits operate as an 8-bit pulse width modulator, and the low-order 8 bits operate as an 8-bit prescaler. Figures 7.6.6 and 7.6.7 show operation examples of the 8-bit pulse width modulator.

- **Notes 1:** If a value "000016" is set into the timer Aj register when the counter operates as a 16-bit pulse width modulator, the pulse width modulator does not operate and the output from the TAjouT pin remains "L" level. The timer Aj interrupt request does not occur. Similarly, if a value "0016" is set into the high-order 8 bits of the timer Aj register when the counter operates as an 8-bit pulse width modulator, the same is performed.
 - 2: When the counter operates as an 8-bit pulse width modulator, after a trigger is generated, the TAjout pin outputs "L" level for a period of (1 / fi) X (m + 1) X (n + 1). After that, the PWM pulse output will start.

7.6 Pulse width modulation (PWM) mode




Fig. 7.6.4 Operation example of 16-bit pulse width modulator




Fig. 7.6.5 Operation example of 16-bit pulse width modulator (when counter value is updated during pulse output)

7.6 Pulse width modulation (PWM) mode





Fig. 7.6.6 Operation example of 8-bit pulse width modulator

7.6 Pulse width modulation (PWM) mode



[Precautions for pulse width modulation (PWM) mode]

- 1. Each of timers A3, A5 to A8 is not equipped with the pulse width modulation (PWM) mode.
- 2. If the count start bit is cleared to "0" during PWM pulse output, the counter stops counting. If the TAjou⊤ pin outputs "H" level at that time, the output level will become "L" and the timer Aj interrupt request bit will be set to "1." When the TAjou⊤ pin outputs "L" level at that time, the output level will not change and no timer Aj interrupt request will occur.
- 3. When the timer's operating mode is set by one of the following procedures, the timer Aj interrupt request bit is set to "1."
 - •When the PWM mode is selected after reset
 - •When the operating mode is switched from the timer mode to the PWM mode
 - •When the operating mode is switched from the event counter mode to the PWM mode

Accordingly, when using a timer Aj interrupt (interrupt request bit), be sure to clear the timer Aj interrupt request bit to "0" after the above setting.

[Precautions for pulse width modulation (PWM) mode]

MEMORANDUM



8.1 Overview
8.2 Block description
8.3 Timer mode
[Precautions for timer mode]
8.4 Event counter mode
[Precautions for event counter mode]
8.5 Pulse period/Pulse width measurement mode
[Precautions for pulse period/pulse width measurement mode]

8.1 Overview, 8.2 Block description

8.1 Overview

Timer B consists of three counters (timers B0 to B2) each equipped with a 16-bit reload function. Timers B0 to B2 have identical functions and operate independently of one other. Timer Bi (i = 0 to 2) has three operating modes listed below.

(1) Timer mode

The timer counts an internally generated count source.

(2) Event counter mode

The timer counts an external signal.


(3) Pulse period/Pulse width measurement mode

The timer measures an external signal's pulse period or pulse width. In this mode, the following count types are available:

- Count clear type
- Free-run type

8.2 Block description

Figure 8.2.1 shows the block diagram of timer B. Explanation of registers relevant to timer B is described below.



8.2.1 Counter and Reload register (timer Bi register)

Each of timer Bi counter and reload register consists of 16 bits and has the following functions.

(1) Functions in timer mode and event counter mode

Countdown in the counter is performed each time the count source is input. The reload register is used to store the initial value of the counter. When a counter underflow occurs, the reload register's contents are reloaded into the counter.

A value is set to the counter and reload register by writing the value to the timer Bi register.

Table 8.2.1 lists the memory assignment of the timer Bi register.

The value written into the timer Bi register while counting is not in progress is set to the counter and reload register. The value written into the timer Bi register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next underflow. The counter value is read out by reading out the timer Bi register.

(2) Functions in pulse period/pulse width measurement mode

Countup in the counter is performed each time the count source is input. The reload register is used to retain the pulse period or pulse width measurement result. When a valid edge is input to the TB_{IIN} pin, the counter value is transferred to the reload register. In this mode, the value obtained by reading the timer Bi register is the reload register's contents, so that the measurement result is obtained.

By using the count-type select bit (bit 4 at addresses $5B_{16}$ to $5D_{16}$), the count type can be selected from the counter clear type and free-run type.

The operation of the counter after the counter value is transferred to the reload register is as follows;

• In the case of the counter clear type, the counter value becomes "000016"; and counting continues.

• In the case of the free-run type, the counter value does not become "000016"; and counting continues with this counter value kept.

Note: When reading from the timer Bi register, perform it in a unit of 16 bits.

Table 8.2.1 Memory assignment of timer Bi registers

Timer Bi register	High-order byte	Low-order byte
Timer B0 register	Address 5116	Address 5016
Timer B1 register	Address 5316	Address 5216
Timer B2 register	Address 5516	Address 5416

Note: At reset, the contents of the timer Bi register are undefined.

Note: When reading from or writing to the timer Bi register, perform it in a unit of 16 bits. For more information about the value obtained by reading the timer Bi register, refer to sections "[Precautions for timer mode]" and "[Precautions for event counter mode]."

8.2 Block description

8.2.2 Count start register

This register is used to start and stop counting. One bit of this register corresponds to one timer. (This is the one-to-one relationship.) Figure 8.2.2 shows the structure of the count start register 0.

sunt	start register 0 (Address 40 ₁₆)				
Bit	Bit name		Function	At reset	R/W
0	Timer A0 count start bit	0 : Stop counting		0	RW
1	Timer A1 count start bit	1 : Start counting		0	RW
2	Timer A2 count start bit			0	RW
3	Timer A3 count start bit			0	RW
4	Timer A4 count start bit			0	RW
5	Timer B0 count start bit			0	RW
6	Timer B1 count start bit			0	RW
7	Timer B2 count start bit			0	RW

Fig. 8.2.2 Structure of count start register 0

8.2.3 Timer Bi mode register

Figure 8.2.3 shows the structure of the timer Bi mode register. The operating mode select bits are used to select the operating mode of timer Bi. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.

merl	Bi mode register (i = 0 to 2) (Ad	dresses 5B ₁₆ to 5D ₁₆)		
Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	0 0 : Timer mode 0 1 : Event counter mode	0	RW
1		1 0 : Pulse period/Pulse width measurement mode 1 1 : Do not select.	0	RW
2	These bits have different function	ns according to the operating mode.	0	RW
3	_		0	RW
4	_		0	RW
5			Undefined	RO (Note)
6			0	RW
7			0	RW

Fig. 8.2.3 Structure of timer Bi mode register

8.2.4 Timer Bi interrupt control register

Figure 8.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."

		to 2) (Addresses 7A ₁₆ to 7C ₁₆)		
Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note
7 to 4	Nothing is assigned.		Undefined	_

Fig. 8.2.4 Structure of timer Bi interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select a timer Bi interrupt's priority level. When using timer Bi interrupts, select the priority level from levels 1 through 7. When a timer Bi interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable bit (I) = "0.") To disable timer Bi interrupts, set these bits to "0002" (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when a timer Bi interrupt request occurs. This bit is automatically cleared to "0" when the timer Bi interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.


8.2 Block description

8.2.5 Port P2 direction register, Port P5 direction register

The input pins of timer Bi are multiplexed with port P5 pins. By using the TB0_{IN}/TB1_{IN}/TB2_{IN} pin select bit (see Figure 8.2.5.), pin TB0_{IN}/TB1_{IN}/TB2_{IN} can be allocated to the corresponding port P2 pin.

When using pins $P5_5(P2_4)/TB0_{IN}$, $P5_6(P2_5)/TB1_{IN}$, $P5_7(P2_6)/TB2_{IN}$ as timer Bi's input pins, be sure to clear the corresponding bits of the port direction register, which is multiplexed, to "0" in order to set these pins to the input mode. (See Figure 8.2.6.)

	pin function control register (Address AE16)	0	
Bit	Bit name	Function	At reset	R/W
0	Pin TB0 _™ select bit	0 : Allocate pin TB0 _{IN} to P5₅. 1 : Allocate pin TB0 _{IN} to P2₄.	0	RW
1	Pin TB1 _{IN} select bit	0 : Allocate pin TB1 _{IN} to P5 ₆ . 1 : Allocate pin TB1 _{IN} to P2₅.	0	RW
2	Pin TB2 _{IN} select bit	0 : Allocate pin TB2 _{IN} to P5 ₇ . 1 : Allocate pin TB2 _{IN} to P2 ₆ .	0	RW
3	Pin INT ₃ /RTP _{TRG0} select bit (Note)	0: Allocate pin <u>INT</u> 3/RTPTRG0 to P74. 1: Allocate pin INT3/RTPTRG0 to P27.	0	RW
6 to 4	Nothing is assigned.		Undefined	_
7	Fix this bit to "0."		0	RW



8.2 Block description

Bit	Correspondin	g pin		Functions	At reset	R/W
4 to 0	Nothing is assigned.				Undefined	-
5	Pin TB0ıN (Pin INT₅/IDV	V) (No t	te 1)	0 : Input mode	0	RW
6	Pin TB1IN (Pin INT6/IDV	') (Not	:e 2)	1 : Output mode	0	RW
7	Pin TB2IN (Pin INT7/IDU	J) (No f	te 3)	When using this pin as timer Bi's input pin, be sure to clear the corresponding bit to "0."	0	RW
4:	The pins in () are I/O pins o		nai pen	b7 b6 b5	<u>b4 b3 b2</u>	·
Port P2	2 direction register (Ad	dress 816)		b7 b6 b5		2 b1 b0
Port P2 Bit	2 direction register (Ad	dress 816)		b7 b6 b5	At reset	2 b1 b0
Port P2	2 direction register (Ad Corresponding p Pin TA4out	dress 816)) 0 : Ir	b7 b6 b5		2 b1 b0
Port P2 Bit 0	2 direction register (Ad	dress 816)) 0 : Ir	b7 b6 b5	At reset	2 b1 b0 R/W RW
Port P2 Bit 0 1	2 direction register (Ad Corresponding p Pin TA4out Pin TA4iN	dress 816)	0 : Ir 1 : C Whe	Functions Functions nput mode Dutput mode en using this pin as timer Bi's input pin, be sure	At reset 0 0	2 b1 b0 R/W RW RW
Port P2 Bit 0 1 2	2 direction register (Ad Corresponding p Pin TA4out Pin TA4IN Pin TA9out Pin TA9IN	dress 816)	0 : Ir 1 : C Whe	b7 b6 b5 Functions	At reset 0 0 0	2 b1 b0 R/W RW RW RW
Port P2 Bit 0 1 2 3	2 direction register (Ad Corresponding p Pin TA4out Pin TA4ıN Pin TA9out Pin TA9ıN Pin TB0ıN (Ne	dress 816) in	0 : Ir 1 : C Whe	Functions Functions nput mode Dutput mode en using this pin as timer Bi's input pin, be sure	At reset 0 0 0 0	2 b1 b0 R/W RW RW RW RW
Port P2 Bit 0 1 2 3 4	2 direction register (Ad Corresponding p Pin TA4out Pin TA4iN Pin TA9out Pin TA9iN Pin TB0iN (No Pin TB1iN (No	dress 8 ₁₆) in ote 1)	0 : Ir 1 : C Whe	Functions Functions nput mode Dutput mode en using this pin as timer Bi's input pin, be sure	At reset 0 0 0 0 0 0	2 b1 b0 R/W RW RW RW RW RW RW

Fig. 8.2.6 Relationship between port P5 direction register, port P2 direction register, and timer Bi's input pins

8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode)

In the timer mode and pulse period/pulse width measurement mode, the count source select bits (bits 6 and 7 at addresses $5B_{16}$ to $5D_{16}$) are used to select the count source (f₂, f₁₆, f₆₄, or f₅₁₂). (See Figures 8.3.1 and 8.5.1.)

8.3 Timer mode

8.3 Timer mode

In this mode, the timer counts an internally generated count source. Table 8.3.1 lists the specifications of the timer mode. Figure 8.3.1 shows the structures of the timer Bi register and timer Bi mode register in the timer mode.

Item	Specifications
Count source fi	f2, f16, f64, OF f512
Count operation	•Countdown
	•When a counter underflow occurs, reload register's contents are re-
	loaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n: Timer Bi register's set value
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter underflow occurs.
TBin pin's function	Programmable I/O port pin
Read from timer Bi register	Counter value can be read out.
Write to timer Bi register	 While counting is stopped
	When a value is written to the timer Bi register, it is written to both
	of the reload register and counter.
	 While counting is in progress
	When a value is written to the timer Bi register, it is written only to the
	reload register. (Transferred to the counter at the next reload timing.)

Table 8.3.1 Specifications of timer mode

8.3 Timer mode

	30 register (Addresses 5116, 50 31 register (Addresses 5316, 52 32 register (Addresses 5516, 54	16) b7 b0 b7		bC
Bit		Function	At reset	R/W
15 to 0	Any value in the range from " 000 Assuming that the set value = n, th When reading, the register indica	e counter divides the count source frequency by (n + 1	Undefined).	RW
Timer E	Bi mode register (i = 0 to 2) (Ad		5 b4 b3 b2	
Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	0 0 : Timer mode	0	RW
	-			
1			0	RW
1	These bits are invalid in timer me	ode.	0	RW RW
	These bits are invalid in timer me	ode.	-	
2	These bits are invalid in timer me	ode.	0	RW
2		ode. its value is undefined at reading.	0	RW RW
2 3 4			0 0 0	RW RW


Fig. 8.3.1 Structures of timer Bi register and timer Bi mode register in timer mode

8.3 Timer mode

8.3.1 Setting for timer mode

Figure 8.3.2 shows an initial setting example for registers relevant to the timer mode.

Note that when using interrupts, set up registers to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."



8.3.2 Operation in timer mode

- \odot When the count start bit is set to "1," the counter starts counting of the count source.
- When a counter underflow occurs, the reload register's contents are reloaded and counting continues.
 The timer Bi interrupt request bit is set to "1" at the counter underflow in 2. The interrupt request bit
- remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.




Figure 8.3.3 shows an example of operation in the timer mode.

Fig. 8.3.3 Example of operation in timer mode

[Precautions for timer mode]

[Precautions for timer mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.3.4, the value "FFFF₁₆" is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 8.3.4 Reading timer Bi register

8.4 Event counter mode

In this mode, the timer counts an external signal. Table 8.4.1 lists the specifications of the event counter mode. Figure 8.4.1 shows the structures of the timer Bi register and the timer Bi mode register in the event counter mode.

Item	Specifications
Count source	•External signal input to the TBin pin, or fX32 (Note 1)
	•The count source's valid edge can be selected from the falling edge,
	the rising edge, and both of the falling and rising edges by software.
Count operation	•Countdown
	•When a counter underflow occurs, reload register's contents are
	reloaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n: Timer Bi register's set value
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When the counter underflow occurs.
TBin pin's function	Count source input pin (Note 2)
Read from timer Bi register	Counter value can be read out.
Write to timer Bi register	 While counting is stopped
	When a value is written to the timer Bi register, it is written to both
	of the reload register and counter.
	 While counting is in progress
	When a value is written to the timer Bi register, it is written only to the
	reload register. (Transferred to the counter at the next reload timing.)

Table 8.4.1	Specifications	of event	counter	mode
-------------	----------------	----------	---------	------

Notes 1: Only for timer B2, fX_{32} can be selected.

2: When fX₃₂ is selected as the count source in timer B2, the TB2_{IN} pin can be used as a programmable I/O port pin or as I/O pins of other internal peripheral devices, which are multiplexed.

8.4 Event counter mode

Bit		Function	At reset	R/W
15 to 0	Any value in the range from "00 Assuming that the set value = n, When reading, the register indic	the counter divides the count source frequency by (n + 1).	Undefined	RW
Timer E	Bi mode register (i = 0 to 2) (A	ddresses 5B ₁₆ to 5D ₁₆)		0 1
Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	0 1 : Event counter mode	0	RW
1			0	RW
2	Count polarity select bits	 b3 b2 0 0 : Count at falling edge of external signal 0 1 : Count at rising edge of external signal 	0	RW
Z		9		
3	_	1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select.	0	RW
	This bit is invalid in event coun	1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select. (Note)	0	RW
3		1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select. (Note)		RW — RO
3		1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select. (Note) ter mode. ter mode; its value is undefined at reading.	0	_

Fig. 8.4.1 Structures of timer Bi register and timer Bi mode register in event counter mode

8.4.1 Count source

For timer B2 in the event counter mode, a count source (an external signal into the TB2_{IN} pin, or fX_{32}) can be selected by using the timer B2 clock source select bit. (See Figure 8.4.2.) Timers B0 and B1 count the external signals input to the TB0_{IN} and TB1_{IN} pins, respectively.

When fX_{32} is selected as the count source, the TB2_{IN} pin serves as a programmable I/O port pin or as I/O pins of other internal peripheral devices, which are multiplexed.


artiou	lar function select register 1 (Ad		0 0	
Bit	Bit name	Function	At reset	R/W
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note 2
2	Fix this bit to "0."		0	RW
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW
4	Fix this bit to "0."		0	RW
5	The value is "0" at reading.		0	
6	Timer B2 clock source select bit (Valid in event counter mode.)	0 : External signal input to the TB2 _{IN} pin is counted. 1 : fX_{32} is counted.	0	RW
7	The value is "0" at reading.		0	

Fig. 8.4.2 Structure of particular function select register 1

8.4 Event counter mode


8.4.2 Setting for event counter mode

Figure 8.4.3 shows an initial setting example for registers relevant to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to section **"CHAPTER 6. INTERRUPTS.**"



8.4.3 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- 2 When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.3 The timer Bi interrupt request bit is set to "1" at the counter underflow in 2.
- The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.






Fig. 8.4.4 Example of operation in event counter mode

[Precautions for event counter mode]

[Precautions for event counter mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.4.5, a value "FFFF16" is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 8.4.5 Reading timer Bi register

8.5 Pulse period/Pulse width measurement mode

In this mode, the timer measures an external signal's pulse period or pulse width. Tables 8.5.1 and 8.5.2 list the specifications of the pulse period/pulse width measurement mode. Figure 8.5.1 shows the structures of the timer Bi register and timer Bi mode register in the pulse period/pulse width measurement mode.

(1) Pulse period measurement

The timer measures the pulse period of the external signal that is input to the TBin pin.

(2) Pulse width measurement

The timer measures the pulse width ("L" level and "H" level widths) of the external signal that is input to the TBi_{IN} pin.

Item	Specifications	
Count source fi	f2, f16, f64, OF f512	
Count operation	● Countup	
	• Counter value is transferred to the reload register at valid edge of	
	measurement pulse, and counting continues after clearing the counter	
	value to "0000 ₁₆ ."	
Count start condition	When the count start bit is set to "1."	
Count stop condition	When the count start bit is cleared to "0."	
Interrupt request occurrence timing	• When a valid edge of measurement pulse is input (Note 1).	
	• When a counter overflow occurs (The timer Bi overflow flag is set	
	to "1" simultaneously.)	
TBin pin's function	Measurement pulse input pin (Note 2)	
Read from timer Bi register	The value obtained by reading the timer Bi register is the reload	
	register's contents (Measurement result) (Note 3).	
Write to timer Bi register	Invalid	

Table 8.5.1 Specifications of pulse period/pulse width measurement mode (when counter clear type is selected)

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.

- Notes 1: No interrupt request occurs when the first valid edge is input after the counter starts counting.
 2: When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) to "0."
 - **3:** The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

8.5 Pulse period/Pulse width measurement mode

Table 8.5.2 Specifications of pulse period/pulse width measurement mode (when free-run type is selected)

Item	Specifications	
Count source fi	f2, f16, f64, Or f512	
Count operation	Countup	
	• Counter value is transferred to the reload register at valid edge of	
	measurement pulse, and counting continues.	
	• When a counter overflow occurs, the timer Bi overflow flag is set to	
	"1," and counting continues after clearing the counter value to "000016."	
Count start condition	dition When the count start bit is set to "1."	
Count stop condition	When the count start bit is cleared to "0."	
Interrupt request occurrence timing	When a valid edge of measurement pulse is input (Note 1).	
TBin pin's function	Measurement pulse input pin (Note 2)	
Read from timer Bi register	The value obtained by reading the timer Bi register is the reload	
	register's contents (Measurement result) (Note 3).	
Write to timer Bi register	Invalid	

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.

Notes 1: No interrupt request occurs when the first valid edge is input after the counter starts counting.
2: When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) = "0."

3: The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

8.5 Pulse period/Pulse width measurement mode

	81 register (Addresses 5316, 52 82 register (Addresses 5516, 54	,		
Bit	Function			R/W
5 to 0	The measurement result of pulse period or pulse width is read out.			RO
	ading from this register must be perform Bi mode register (i = 0 to 2) (Ad	_b7 b6 b5	<u>b4 b3 b2</u>	1
Bit	Bit name	Function		1_0 R/W
<u>о</u>	Operating mode select bits	b1 b0	At reset	R/W
1		1 0 : Pulse period/Pulse width measurement mode	0	RW
2	Measurement mode select bits	 ^{b3 b2} 0 0 : Pulse period measurement (Interval between falling edges of measurement pulse) 0 1 : Pulse period measurement (Interval between failing edges of measurement pulse) 	0	RW
3		 (Interval between rising edges of measurement pulse) 1 0 : Pulse width measurement (Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of measurement pulse) 1 1 : Do not select. 		RW
4	Count-type select bit	0 : Counter clear type 1 : Free-run type	0	RW
5	Timer Bi overflow flag (Note)	0 : No overflow 1 : Overflowed		RO
6	Count source select bits		0	RW
7		0 1 : 116 1 0 : f64 1 1 : f512		RW

Fig. 8.5.1 Structures of timer Bi register and timer Bi mode register in pulse period/pulse width measurement mode

8.5 Pulse period/Pulse width measurement mode

8.5.1 Setting for pulse period/pulse width measurement mode

Figure 8.5.2 shows an initial setting example for registers relevant to the pulse period/pulse width measurement mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."




Fig. 8.5.2 Initial setting example for registers relevant to pulse period/pulse width measurement mode

8.5.2 Operation in pulse period/pulse width measurement mode

- When counter clear type is selected
 - ① When the count start bit is set to "1," the counter starts counting of the count source.
 - ② The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
 - ③ <u>The counter value is cleared to "0000₁₆"</u> after the transfer in ②, and the counter continues counting.
 - ④ The timer Bi interrupt request bit is set to "1" when <u>the counter value is cleared to "0000₁₆" in ③</u> (Note). The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.
 - $\ensuremath{\texttt{5}}$ The timer repeats operations $\ensuremath{\texttt{2}}$ to $\ensuremath{\texttt{4}}$ above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

■ When free-run type is selected

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
- ③ The timer Bi interrupt request bit is set to "1" after the transfer in ② (Note). The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

The counter continues counting with the counter value kept.

- When a counter overflow occurs, the timer Bi overflow flag is set to "1," and counting continues after clearing the counter value to "0000₁₆." At this time, <u>the timer Bi interrupt request bit does not change</u>.
- $\textcircled{\sc 5}$ The timer repeats operations $\textcircled{\sc 2}$ to $\textcircled{\sc 4}$ above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

(1) Pulse period/pulse width measurement

The measurement mode select bits (bits 3 and 2 at addresses $5B_{16}$ and $5D_{16}$) specify whether the pulse period of an external signal is measured or its pulse width is done. Table 8.5.3 lists the relationship between the measurement mode select bits and the pulse period/pulse width measurements. Make sure that the measurement pulse interval from the falling edge to the rising edge, and vice versa are two cycles of the count source or more. Additionally, use software to identify whether the measurement result indicates the "H" level width or the "L" level width.

b3	b2	Pulse period/Pulse width measurement	Measurement interval (Valid edges)
0	0	Pulse period measurement	From falling edge to falling edge (Falling edges)
0	1		From rising edge to rising edge (Rising edges)
1	0	Pulse width measurement	From falling edge to rising edge, and vice versa
			(Falling and rising edges)

Table 8.5.3 Relationship between measurement mode select bits and pulse period/pulse width measurements

8.5 Pulse period/pulse width measurement mode

(2) Timer Bi overflow flag

When counter clear type is selected

A timer Bi interrupt request occurs when a measurement pulse's valid edge is input or when a counter overflow occurs. The timer Bi overflow flag is used to identify the source of the interrupt request occurrence, that is, whether it is an overflow occurrence or a valid edge input.

The timer Bi overflow flag is set to "1" at an overflow occurrence. Accordingly, the source of the interrupt request occurrence is identified by checking the timer Bi overflow flag in the interrupt routine. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," the timer Bi overflow flag will be cleared to "0".

The timer Bi overflow flag is a read-only bit.

Use the timer Bi interrupt request bit to detect the overflow timing. Do not use the timer Bi overflow flag for this detection.

■ When free-run type is selected

The timer Bi overflow flag is set to "1" at an overflow occurrence. (At this time, no timer Bi interrupt request is generated.) Accordingly, whether a counter overflow occurs between valid edges is identified by checking the timer Bi overflow flag in the interrupt routine owing to a valid edge input. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," the timer Bi overflow flag will be cleared to "0". The timer Bi overflow flag is a read-only bit.

Figure 8.5.3 shows the processing example of a timer Bi interrupt when a measurement pulse's valid edge is detected by the timer Bi interrupt request.




Fig. 8.5.3 Processing example of timer Bi interrupt when free-run count type is selected

8.5 Pulse period/pulse width measurement mode

Figures 8.5.4 and 8.5.5 show the operation examples during the pulse period measurement; Figures 8.5.6 and 8.5.7 show the operation examples during the pulse width measurement.




Fig. 8.5.4 Operation examples during pulse period measurement (when counter clear type is selected)

8.5 Pulse period/pulse width measurement mode




Fig. 8.5.5 Operation examples during pulse period measurement (when free-run count type is selected)






Fig. 8.5.6 Operation example during the pulse width measurement (when counter clear type is selected)






Fig. 8.5.7 Operation example during the pulse width measurement (when free-run count type is selected)

[Precautions for pulse period/pulse width measurement mode]

- 1. When the counter clear type is selected, a timer Bi interrupt request is generated by one of the following sources:
 - Valid edge input of measured pulse
 - Counter overflow

When an overflow generates an interrupt request, the timer Bi overflow flag will be set to "1."

- 2. When the free-run type is selected, the timer Bi interrupt request is generated only by the valid edge input of the pulse to be measured.
- 3. After reset, the timer Bi overflow flag is undefined. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," this flag will be cleared to "0."
- 4. An undefined value is transferred to the reload register at the first valid edge input after the count start. In this case, no timer Bi interrupt request will occur.
- 5. The counter value at count start is undefined. Therefore, there is a possibility that a counter overflow occurs immediately after the counting starts. In this case, the timer Bi overflow flag becomes "1"; and when the counter clear type is selected, a timer Bi interrupt request is generated.
- 6. If the contents of the measurement mode select bits are changed after the count start, the timer Bi interrupt request bit is set to "1." When the value, which has been set in these bits before, are written again, the timer Bi interrupt request bit will not change.
- 7. When using timer B2, be sure to clear the timer B2 clock source select bit (bit 6 at address 63₁₆) to "0."
- 8. If the input signal to the TBi_{IN} pin is affected by noise, etc., there is a possibility that the counter cannot perform the exact measurement. We recommend to verify, by software, that the measurement values are within a constant range.

TIMER B

[Precautions for pulse period/pulse width measurement mode]

MEMORANDUM

CHAPTER 9 PULSE OUTPUT PORT MODE

- 9.1 Overview
- 9.2 Block description
- 9.3 Setting of pulse output port mode
- 9.4 Pulse output port mode operation
- [Precautions for pulse output port mode]

9.1 Overview

9.1 Overview

The pulse output port mode function is used to change the output levels at several pins simultaneously with the following: each underflow occurrence in timer A or each valid edge input of an external signal. The pulse output port mode has two operation modes as listed in Table 9.1.1.

Operation mode	Pulse i	mode 0	Pulse mode 1
Pulse output pins	RTP0₀ to RTP0₃ (P6₀ to P6₃)	RTP1₀, RTP1₁ (P6₄, P6₅)	RTP00 to RTP03, RTP10, RTP11 (P60 to P63, P64, P65)
Pulse output trigger	Underflow occurrence in timer A0 or Valid edge of signal input to pin RTP _{TRG0}	Underflow of timer A3	Underflow of timer A0 or Valid edge of signal input to pin RTP _{TRG0}
Register where output data is to be set	Three-phase output data register 0 (bits 0 to 3)	Three-phase output data register 1 (bits 4, 5)	Three-phase output data register 0 (bits 0 to 5)
Pulse width modulation	Available (timer A1 used)	Not available	Available (Note) (timers A1, A2, A4 used)
Negative pulse output	Available	Available	Available
Pulse-output- cutoff signal input pin	P6OUT _{CUT} (Input of falling edge)		P6OUT _{cut} (Input of falling edge)

Table 9.1.1	Overview	of	pulse	output	port	mode
	• • • • • • • •		P		P - · · ·	

Note: The pulse output pins, where pulse width modulation is to be applied, determine the timer to be used. ① 6 pins

RTP00 to RTP03, RTP10, RTP11: timer A1

2 groups of 3 pins

• RTP00 to RTP02: timer A1

• RTP03, RTP10, RTP11: timer A2

3 3 groups of 2 pins

- RTP00, RTP01: timer A1
- RTP02, RTP03: timer A2
- RTP10, RTP11: timer A4

Figure 9.2.1 shows the block diagram in the pulse output port mode. Also, the pulse-output-port-mode-relevant registers are described below.

In the pulse output port mode and three-phase waveform mode, the following registers are used in common: the waveform output mode register (address $A6_{16}$), three-phase output data register 0 (address $A8_{16}$), and three-phase output data register 1 (address $A9_{16}$). After the pulse output port mode is set by the waveform output select bits (bits 2 to 0 at address $A6_{16}$), be sure to set the relevant registers.

Note that, when not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address A6₁₆) to "000₂."




Fig. 9.2.1 Block diagram in pulse output port mode

9.2 Block description

9.2.1 Waveform output mode register

Figure 9.2.2 shows the structure of the waveform output mode register (in pulse output port mode).

			1. 1	
Bit	Bit name	Function	At reset	R/W
0	Waveform output select bits	See Table 9.2.1.	0	RW
1	(Note)		0	RW
2			0	RW
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW
4	Pulse width modulation timer	See Table 9.2.2.	0	RW
5	select bits		0	RW
6	Waveform output control bit 0	 When pulse mode 0 is selected, 0: RTP10, RTP11: pulse outputs are disabled. 1: RTP10, RTP11: pulse outputs are enabled. When pulse mode 1 is selected, fix this bit to "0." 	0	RW
7	Waveform output control bit 1	 When pulse mode 0 is selected, 0 : RTP0₀ to RTP0₃: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃: pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP0₀ to RTP0₃, RTP1₀, RTP1₁: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃, RTP1₀, RTP1₁: pulse outputs are enabled. 	0	RW

Fig. 9.2.2 Structure of waveform output mode register (in pulse output port mode)

(1) Waveform output select bits (bits 2 to 0)

These bits are used to select whether a pin serves as a programmable I/O port pin or a pulse output pin. Table 9.2.1 lists the functions of the waveform output select bits.

Table 9.2.1 Functions of waveform output select bits

b2 b1 b0	000	001	010	011
Pulse mode 0	P65/RTP1	P65/RTP11 Port		
(Note)	P64/RTP10	P64/RTP10	P6₄/RTP1₀ ∫	P6₄/RTP1₀ ∫ NTF
	P6 ₃ /RTP0 ₃	P6 ₃ /RTP0 ₃	P6 ₃ /RTP0 ₃	P6 ₃ /RTP0 ₃
	P6 ₂ /RTP0 ₂ Port	P6 ₂ /RTP0 ₂ RTP	P62/RTP02 Port	
	P61/RTP01	P61/RTP01	P61/RTP01	P61/RTP01
	P60/RTP00	P60/RTP00	P6₀/RTP0₀	P60/RTP00
Pulse mode 1	P65/RTP11	P65/RTP11		
(Note)	P6₄/RTP1₀	P64/RTP10		
、	P6 ₃ /RTP0 ₃ Port		Do not select.	Do not select.
	P6 ₂ /RTP0 ₂	P62/RTP02		
	P61/RTP01	P61/RTP01		
	P60/RTP00	P60/RTP00		

Port: This serves as a programmable I/O port pin or timer I/O pin.

RTP: This serves as a pulse output pin regardless of the contents of the corresponding port direction register. **Note:** This is selected by the pulse output mode select bit (bit 3 at address A6₁₆).

(2) Pulse output mode select bit (bit 3)

This bit is used to select the type of the pulse output port mode: pulse mode 0 or pulse mode 1.

(3) Pulse width modulation timer select bits (bits 5 and 4)

These bits are used to select the type of the pulse width modulation. Table 9.2.2 lists the functions of the pulse width modulation timer select bits.

Table 9.2.2	Functions of	[;] pulse	width	modulation	timer	select bits
-------------	--------------	--------------------	-------	------------	-------	-------------

b5 b4	00	01	10	11
Pulse mode 0 (Note)	P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	Do not select.	Do not select.	Do not select.
Pulse mode 1	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00 Timer A1	$\begin{array}{c} P6_{5}/RTP1_{1} \\ P6_{4}/RTP1_{0} \end{array} Timer A4 \\ P6_{3}/RTP0_{3} \\ P6_{2}/RTP0_{2} \end{array} Timer A2 \\ P6_{1}/RTP0_{1} \\ P6_{0}/RTP0_{0} \end{array} Timer A1 \\ \end{array}$	Do not select.

Note: The pulse width modulation cannot be applied to pins RTP10 and RTP11.

(4) Waveform output control bit 0 (bit 6)

- Pulse mode 0 When this bit is set to "1," pulse output from pins RTP1₀ and RTP1₁ becomes enabled. When this bit is cleared to "0," pins RTP1₀ and RTP1₁ enter the floating state.
- Pulse mode 1 Fix this bit to "0."

(5) Waveform output control bit 1 (bit 7)

Pulse mode 0

When this bit is set to "1," pulse output from pins $RTPO_0$ to $RTPO_3$ becomes enabled.

When this bit is cleared to "0," pins $RTPO_0$ to $RTPO_3$ enter the floating state.

Pulse mode 1

When this bit is set to "1," pulse output from pins $RTP0_0$ to $RTP0_3$, $RTP1_0$, and $RTP1_1$ becomes enabled.

When this bit is cleared to "0," pins RTP00 to RTP03, RTP10, and RTP11 enter the floating state.

When a falling edge is input to pin P6OUTcut, this bit becomes "0." (See Figure 9.2.8.)

9.2 Block description

9.2.2 Three-phase output data registers 0, 1

Figure 9.2.3 shows the structures of three-phase output data registers 0, 1 (in the pulse output port mode).

Bit	Bit name	Function	At reset	R/W
0	RTP00 pulse output data bit	0 : "L" level output	0	RW
1	RTP01 pulse output data bit	1 : "H" level output	0	RW
2	RTP02 pulse output data bit		0	RW
3	RTP03 pulse output data bit		0	RW
4	RTP1 ₀ pulse output data bit (Valid in pulse mode 1.) (Note)	0 : "L" level output 1 : "H" level output	0	RW
5	RTP11 pulse output data bit (Valid in pulse mode 1.) (Note)		0	RW
7, 6	Pulse output trigger select bits	 ^{b7 b6} 0 0 : Underflow of timer A0 0 1 : Falling edge of input signal to pin RTP_{TRG0} 1 0 : Rising edge of input signal to pin RTP_{TRG0} 1 1 : Both falling and rising edges of input signal to pin RTP_{TRG0} 	0	RW
	valid in pulse mode 0. phase output data register 1 (A		5 b4 b3 b2	2 b1 b0
Bit	Bit name	Function	At reset	R/W
0	Pulse width modulation enable bit 0	0 : No pulse width modulation by timer A1 1 : Pulse width modulation by timer A1	0	RW
1	Pulse width modulation enable	0 : No pulse width modulation by timer A2 1 : Pulse width modulation by timer A2	0	RW

0	bit 0	1 : Pulse width modulation by timer A1	0	RW
1	Pulse width modulation enable bit 1	0 : No pulse width modulation by timer A2 1 : Pulse width modulation by timer A2	0	RW
2	Pulse width modulation enable bit 2	0 : No pulse width modulation by timer A4 1 : Pulse width modulation by timer A4	0	RW
3	Pulse output polarity select bit	0 : Positive 1 : Negative	0	RW
4	RTP1₀ pulse output data bit (Valid in pulse mode 0) (Note)	0 : "L" level output 1 : "H" level output	0	RW
5	RTP11 pulse output data bit (Valid in pulse mode 0) (Note)		0	RW
6	Invalid in pulse output port mode.		0	RW
7			0	RW

X: It may be either "0" or "1."

Note: Invalid in pulse mode 1.

Fig. 9.2.3 Structures of three-phase output data registers 0, 1 (in pulse output port mode)

(1) RTP0₀ to RTP0₃ pulse output data bits (bits 0 to 3 at address A8₁₆)

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins **(Note)**. The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

(2) RTP1₀, RTP1₁ pulse output data bits (bits 4, 5 at address A8₁₆)

These bits are valid in pulse mode 1.

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (**Note**). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address $A8_{16}$). These bits are invalid in pulse mode 0.

These bits are invalid in pulse mode 0.

(3) Pulse output trigger select bits (bits 7, 6 at address A816)

The pulse output trigger can be selected from an internal trigger and an external trigger. When using an external trigger (input signal to pin RTP_{TRG0}), be sure to clear the corresponding bit of the direction register of the port, which is multiplexed with pin RTP_{TRG0} , in order to set this port pin for the input mode.

(4) Pulse width modulation enable bits 0 to 2 (bits 0 to 2 at Address A9₁₆)

These bits are used to select the pins, where the pulse width modulation is to be applied. Synchronous with a pulse output trigger, the contents of these bits become valid. Table 9.2.3 lists the pulse-width-modulation-relevant bits.

(5) Pulse output polarity select bit (bit 3 at address A9₁₆)

When this bit = "0," the data corresponding to the contents which have been set in the RTP0₀ to RTP0₃, RTP1₀, RTP1₁ pulse output data bits are output from pins RTP0₀ to RTP0₃, RTP1₀, RTP1₁. When this bit = "1," the contents which have been set in the RTP0₀ to RTP0₃, RTP1₀, RTP1₁ pulse output data bits are reversed (in other words, pulses with the negative polarity are generated here.); and then, these pulses with the negative polarity are output from pins RTP0₀ to RTP0₃, RTP1₀, RTP1₁.

(6) RTP1₀, RTP1₁ pulse output data bits (bits 4, 5 at address A9₁₆)

These bits are valid in pulse mode 0.

Each time when an underflow occurs in timer A3, the contents which have been written to these bits are output from the corresponding pulse output pins (Note). These bits are invalid in pulse mode 1.

Note: The output level at a pulse output pin is undefined in the period from when data is written to these bits until the first occurrence of a pulse output trigger. If it is necessary to avoid this state, perform "Processing of avoiding undefined output before starting pulse output" in Figure 9.3.2.

9.2 Block description

Table 9.2.3 Pulse-width-modulation-related bits

pulse be ap	width n plied (1	ut pins where nodulation is to Timers used for n modulation)	Pulse width modu- lation timer select bits (bits 5, 4 at address A6 ₁₆)	lation enable bit 2	Pulse width modu- lation enable bit 1 (bit 1 at address A916)	lation enable bit 0
Pulse mode 0	4 pins	RTP0₃ to RTP0₀ (Timer A1)	00	×	x	1
		RTP11, RTP10, RTP03 to RTP00 (Timer A1)	00	x	x	1
Pulse	In a unit of 3 pins	RTP1₁, RTP1₀, RTP0₃ (Timer A2)	01	x	1	x
mode 1	o pino	RTP02 to RTP00 (Timer A1)		×	×	1
		RTP11, RTP10 (Timer A4)		1	×	x
	In a unit of 2 pins	RTP03, RTP02 (Timer A2)	10	x	1	x
	- P0	RTP0₁, RTP0₀ (Timer A1)		×	×	1


X: It may be either "0" or "1."

9.2.3 Port P2 direction register, Port P7 direction register

Figure 9.2.4 shows the structure of the port P2 pin function control register; Figure 9.2.5 shows the relationship between the port P2/P7 direction register and pulse output trigger input pins.

The allocation of the pulse output trigger input pin can be changed by the pin INT₃/RTP_{TRG0} select bit. When using pin P7₄(P₂₇)/RTP_{TRG0} as a pulse output trigger input pin, be sure to clear the corresponding bit of the direction register of the port, which is multiplexed with pin RTP_{TRG0}, in order to set this port pin for the input mode.

Port P2	pin function control register (Address AE ₁₆)	0	
Bit	Bit name	Function	At reset	R/W
0	Pin TB0 _{IN} select bit	0 : Allocate pin TB0ıℕ to P5₅. 1 : Allocate pin TB0ıℕ to P2₄.	0	RW
1	Pin TB1⊪ select bit	0 : Allocate pin TB1 _{IN} to P5₀. 1 : Allocate pin TB1 _{IN} to P2₅.	0	RW
2	Pin TB2 _{IN} select bit	0 : Allocate pin TB2ı to P5₂. 1 : Allocate pin TB2ı to P2₀.	0	RW
3	Pin INT ₃ /RTP _{TRG0} select bit (Note)	0: Allocate pin INT ₃ /RTP _{TRG0} to P74. 1: Allocate pin INT ₃ /RTP _{TRG0} to P27.	0	RW
6 to 4	Nothing is assigned.		Undefined	
7	Fix this bit to "0."		0	RW



9.2 Block description

Г

Bit	Corresponding pin	Functions	At reset	R/W
0	Pin TA4out	0 : Input mode	0	RW
1	Pin TA4 _{IN}	- 1 : Output mode	0	RW
2	Pin TA9out	When using this pin as a pulse output trigger input pin, be sure to clear the corresponding bit	0	RW
3	Pin TA9 _{IN}	input pin, be sure to clear the corresponding bit to "0."	0	RW
4	Pin TB0 _{IN} (Note 1)		0	RW
5	Pin TB1⊪ (Note 2)		0	RW
6	Pin TB2 _{IN} (Note 3)		0	RW
7	Pin RTP _{TRG0} (Pin INT ₃) (Note 4)]	0	RW
2: 3: 4:	This applies when the pin TB0N select bit (This applies when the pin TB1N select bit (This applies when the pin TB2N select bit (This applies when the pin INT₃/RTPTRG0 sel () shows the I/O pin of another internal per	bit 1 at address AE ₁₆) = 1. bit 2 at address AE ₁₆) = 1. lect bit (bit 3 at address AE ₁₆) = 1.	04_b3_b2	b1_b0
2: 3: 4: 5:	This applies when the pin TB1 $\mbox{\tiny N}$ select bit (This applies when the pin TB2 $\mbox{\tiny N}$ select bit (This applies when the pin $\overline{INT_{\rm s}}/RTP_{\rm TRG0}$ sel	bit 1 at address AE_{16}) = 1. bit 2 at address AE_{16}) = 1. lect bit (bit 3 at address AE_{16}) = 1. ripheral device which is multiplexed.	<u>24 b3 b2</u>	<u>b1 b0</u>
2: 3: 4: 5:	This applies when the pin TB1 _{IN} select bit (This applies when the pin TB2 _{IN} select bit (This applies when the pin INTs/RTPTRG0 sel () shows the I/O pin of another internal per direction register (Address 11 ₁₆)	bit 1 at address AE ₁₆) = 1. bit 2 at address AE ₁₆) = 1. lect bit (bit 3 at address AE ₁₆) = 1. ripheral device which is multiplexed. b7 b6 b5 b		<u>b1 b0</u> R/W
2: 3: 4: 5: Port P7	This applies when the pin TB1 _{IN} select bit (This applies when the pin TB2 _{IN} select bit (This applies when the pin $\overline{INT_3}/RTP_{TRG0}$ sel () shows the I/O pin of another internal per	bit 1 at address AE ₁₆) = 1. bit 2 at address AE ₁₆) = 1. lect bit (bit 3 at address AE ₁₆) = 1. ripheral device which is multiplexed. b7 b6 b5 t Function 0 : Input mode	b4 b3 b2 At reset	
2: 3: 4: 5: Port P7 Bit	This applies when the pin TB1N select bit (This applies when the pin TB2N select bit (This applies when the pin INT3/RTPTRG sel () shows the I/O pin of another internal per direction register (Address 11 ₁₆)	bit 1 at address AE ₁₆) = 1. bit 2 at address AE ₁₆) = 1. lect bit (bit 3 at address AE ₁₆) = 1. ripheral device which is multiplexed. b7 b6 b5 t Function	At reset	R/W
2: 3: 4: 5: Port P7 Bit 0	This applies when the pin TB1IN select bit (This applies when the pin TB2IN select bit (This applies when the pin INT3/RTPTRG0 sel () shows the I/O pin of another internal per direction register (Address 11 ₁₆)	bit 1 at address AE ₁₆) = 1. bit 2 at address AE ₁₆) = 1. lect bit (bit 3 at address AE ₁₆) = 1. ripheral device which is multiplexed. b7 b6 b5 t Function 0 : Input mode 1 : Output mode When using this pin as a pulse output trigger	At reset	R/W RW
2: 3: 4: 5: Port P7 Bit 0 1	This applies when the pin TB1IN select bit (This applies when the pin TB2IN select bit (This applies when the pin INT3/RTPTR0 sel () shows the I/O pin of another internal per direction register (Address 1116)	bit 1 at address AE ₁₆) = 1. bit 2 at address AE ₁₆) = 1. lect bit (bit 3 at address AE ₁₆) = 1. ripheral device which is multiplexed. b7 b6 b5 t Function 0 : Input mode 1 : Output mode	At reset 0 0	R/W RW RW
2: 3: 4: 5: Port P7 Bit 0 1 2	This applies when the pin TB1N select bit (This applies when the pin TB2N select bit (This applies when the pin INT3/RTPTRG sel () shows the I/O pin of another internal per () shows the I/O pin of another internal per () corresponding pin Pin AN0 Pin AN1 Pin AN2	bit 1 at address AE ₁₆) = 1. bit 2 at address AE ₁₆) = 1. lect bit (bit 3 at address AE ₁₆) = 1. ripheral device which is multiplexed. b7 b6 b5 t Function 0 : Input mode 1 : Output mode When using this pin as a pulse output trigger input pin, be sure to clear the corresponding bit	At reset 0 0 0	R/W RW RW RW

Fig. 9.2.5 Relationship between port P2/P7 direction register and pulse output trigger input pins

9.2.4 Timers A0 to A4

Timers A0 and A3 are used as control registers; each generates a pulse output trigger. When using timers A0 and A3, be sure to use them in the timer mode. (Refer to section **"7.3 Timer mode."**)

When performing the pulse width modulation, be sure to use timers A1, A2, A4 in the pulse width modulation mode. (Refer to section **"7.6 Pulse width modulation (PWM) mode."**) Note that, from pin P2₀/TA4_{out}, a PWM pulse by timer A4 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A4 mode register (address 5A₁₆) to "0." At this time, pin P2₀ can be used as a programmable I/O port pin.

Figure 9.2.6 shows the structure of the timer A0 and A3 mode registers (in the pulse output port mode); Figure 9.2.7 shows the structures of the timer A1, A2, A4 mode registers (in the pulse output port mode with pulse width modulation used).

mer /	A3 mode register (Address 59	16)		0 0 0
Bit	Bit name	Functions	At reset	R/W
0	Fix these bits to "0000002" in the	he pulse output port mode.	0	RW
1			0	RW
2			0	RW
3			0	RW
4			0	RW
5			0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 9.2.6 Structure of timer A0 and A3 mode registers (in pulse output port mode)

9.2 Block description

mer A	A2 mode register (Address 5816)		
Bit	Bit name	Functions	At reset	R/W
0	Fix these bits to "000112" in the pulse output port mode.		0	RW
1	-		0	RW
2	1		0	RW
3			0	RW
4	-		0	RW
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW
mer A	A4 mode register (Address 5A₁6) b7 b6 b5	b4 b3 b2 0 0	
mer A	A4 mode register (Address 5A16 Bit name			1
		Functions	0 0	1 R/W
Bit	Bit name	Functions	0 0 At reset	1 R/W
Bit 0	Bit name	Functions	00At reset0000	1 R/W RW
Bit 0 1	Bit name Fix these bits to "11₂" in the puls	 Functions Functions e output port mode. 0 : No pulse output (TA4outpin functions as a programmable I/O port pin.) 1 : Pulse output (TA4outpin functions as a PWM pulse output pin.) 	00At reset0000	1 R/W RW RW
Bit 0 1 2	Bit name Fix these bits to "11 ₂ " in the puls Pulse output function select bit	 Functions Functions e output port mode. 0 : No pulse output (TA4outpin functions as a programmable I/O port pin.) 1 : Pulse output (TA4outpin functions as a PWM pulse output pin.) 	0 0 At reset 0 0 0	R/W RW RW RW
Bit 0 1 2 3	Bit name Fix these bits to "11 ₂ " in the puls Pulse output function select bit	 Functions Functions e output port mode. 0 : No pulse output (TA4outpin functions as a programmable I/O port pin.) 1 : Pulse output (TA4outpin functions as a PWM pulse output pin.) 	00At reset0000000	R/W RW RW RW
Bit 0 1 2 3 4	Bit name Fix these bits to "112" in the puls Pulse output function select bit Fix these bits to "002" in the puls	 Functions Functions e output port mode. 0 : No pulse output (TA4our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA4our pin functions as a PWM pulse output pin.) se output port mode. 0 : 16-bit pulse width modulator 	0 0 At reset 0 0 0 0 0 0 0 0	R/W RW RW RW RW

Fig. 9.2.7 Structures of timer A1, A2, A4 mode registers (in pulse output port mode with pulse width modulation used)

9.2.5 Pin P6OUTcut (pulse-output-cutoff signal input pin)

When a falling edge is input to pin $\overline{P6OUT_{CUT}}$, the waveform output control bit 1 (bit 7 at address A6₁₆) becomes "0" and the pulse output pins enter the floating state. (In other words, pulse output becomes disabled.) The pulse output pins where pulse output is to be inactive depend on the pulse output mode.

- Pulse mode 0: RTP00 to RTP03
- Pulse mode 1: RTP00 to RTP03, RTP10, RTP11

When restarting pulse output after the pulse output becomes inactive, be sure to return the input level at pin $\overline{P6OUT_{cut}}$ to "H" level; and then, be sure to set the waveform output control bit 1 to "1." When the input level at pin $\overline{P6OUT_{cut}}$ is "L" level, the waveform output control bit 1 cannot be "1."

Also, at this time, bits 0 through 5 of the port P6 direction register (address 10_{16}) become "0000002." (Refer to section "**5.2.3 Pin P60UT**_{cut}/**INT**₄.") Therefore, if it is necessary to switch port pins P6₀ through P6₅ to port output pins, be sure to do as follows:

- ① Return the input level at pin $\overline{P6OUT_{CUT}}$ to "H" level.
- ② Write data to the port P6 register (address E₁₆)'s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register's bits, corresponding to the port P6 pins in ②, to "1" in order to set these port pins to the output mode.

When the input level at pin $\overline{P6OUT_{cut}}$ is "L" level, no bit of the port P6 direction register can be "1." Figure 9.2.8 shows the relationship between the $\overline{P6OUT_{cut}}$ input, waveform output control bit 1, and pulse output pin.

Note that, when not making the pulse output inactive by using pin $\overline{P6OUT_{CUT}}$, be sure to connect pin $\overline{P6OUT_{CUT}}$ to Vcc via a resistor.




Fig. 9.2.8 Relationship between P6OUTcut input, waveform output control bit 1, and pulse output pin

9.3 Setting of pulse output port mode

9.3 Setting of pulse output port mode

Figures 9.3.1 to 9.3.5 show an initial setting example for registers relevant to the pulse output port mode, where an underflow of timer A0 is used as a pulse output trigger (in pulse mode 1). Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."





Fig. 9.3.1 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (1)

9.3 Setting of pulse output port mode



9.3 Setting of pulse output port mode





Fig. 9.3.3 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (3)

9.3 Setting of pulse output port mode



9.3 Setting of pulse output port mode

From preceding "Figure 9.3.4"
Enabling pulse output b7 b0 1 Waveform output mode register (Address A616) Waveform output control bit 1 Pulse output enabled * When pulse output becomes enabled, the initial output data is output from pulse output pins.
Setting count start bit to "1." b7 b7 b7 Count start register 0 (Address 4016) Timer A0 count start bit Timer A1 count start bit Timer A2 count start bit Timer A3 count start bit
Pulse output starts after an underglow of timer A0.

Fig. 9.3.5 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (5)

9.4 Pulse output port mode operation

9.4 Pulse output port mode operation

9.4.1 Pulse output trigger

(1) RTP0 $_0$ to RTP0 $_3$ in pulse mode 0, Pulse mode 1

The pulse output trigger can be selected from an internal trigger and an external trigger. When the pulse output trigger select bits (bits 7, 6 at address $A8_{16}$) = "00₂," an internal trigger is selected; when these bits = "01₂," "10₂," or "11₂," an external trigger is selected.

■ Internal trigger

A trigger occurs at an underflow of timer A0. This trigger occurrence can be confirmed by using the timer A0 interrupt request bit.

External trigger

A trigger occurs at a valid edge input to pin RTP_{TRG0} (Note). This trigger occurrence can be confirmed by using the $\overline{INT_3}$ interrupt request bit. Table 9.4.1 lists the setting of $\overline{INT_3}$ according to valid edges.

Also, the allocation of pin RTP_{TRG0} can be changed by the pin $\overline{INT_3}/RTP_{TRG0}$ select bit (bit 3 at address AE₁₆).

Be sure to clear the port direction register's bit, corresponding to pin RTP_{TRGO} , to "0" in order to set the port pin to the input mode.

Note: This is set by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

Table 9.4.1 Setting of INT₃ according to valid edges

Valid edge input to pin RTPTRGO	Setting of INT ₃ (Note)
Falling	Falling (edge sense)
Rising	Rising (edge sense)
Falling and Rising	Falling and Rising (edge sense): used alternately

Note: Refer to section "6.10 External interrupts."

(2) RTP1₀, RTP1₁ in pulse mode 0

The pulse output trigger is an internal trigger.

A trigger occurs at an underflow of timer A3. This trigger occurrences can be confirmed by using the timer A3 interrupt request bit.

9.4 Pulse output port mode operation

9.4.2 Operation at internal trigger

- When the timer Ai (i = 0, 3) count start bit is set to "1," the counter starts counting of a count source.
- ② The contents of the pulse output data bits of three-phase output data registers 0, 1 are output from the corresponding pulse output pins at each underflow of timer Ai. While the pulse width modulation is selected, the pulse width modulation is performed for "H" level output.
- The timer reloads the contents of the reload register and continues counting.
- ③ The timer Ai interrupt request bit is set to "1" when the counter underflows in ②. The interrupt request bit retains "1" until the interrupt request is accepted or it is cleared to "0" by software.
- ④ Write the next output data into three-phase output data registers 0, 1 during a timer Ai interrupt routine (or after the confirmation of a timer Ai interrupt request occurrence.)

Figures 9.4.1 to 9.4.3 show examples of pulse output port mode operations.




Fig. 9.4.1 Example of pulse output port mode operation (1)

9.4 Pulse output port mode operation




Fig. 9.4.2 Example of pulse output port mode operation (2)

9.4 Pulse output port mode operation

[Reloaded value
(Hex.)	Starts counting Starts pulse outputting ↓ ↓
Timer A0's counter contents (Hex.) U 1910000	
Contents of bits 5 to 0 of $^-$ three-phase output data register 0 $$	*1 *1 *1 *1 *1 0011002 0110002 1100002 1000012
PWM signal by timer A1 _	
PWM signal [—] by timer A2	
PWM signal [—] by timer A4	
RTP0₀ output	Undefined *2
RTP0₁ output _ 	Undefined *2
RTP0₂ output	Undefined *2
RTP0₃ output _ 	Undefined *2
RTP1₀ output	Undefined *2
RTP1₁ output _ 	Undefined *2
Timer A0 interrupt request bit _	*3 *3 *3
•F •F	 *1 : Written by software *2 : When avoiding undefined output in these terms (in other words, when stabilizing these output level), be sure to follow the procedure "Processing of avoiding undefined output before starting pulse output" in Figure 9.3.2. *3 : Cleared to "0" by an interrupt request acceptance or cleared by software.

9.4 Pulse output port mode operation

9.4.3 Operation at external trigger

- ① Each time when a valid edge of a signal input to pin RTP_{TRG0} (Note) is input, the contents of the pulse output data bits of three-phase output data register 0 are output from the corresponding pulse output pins. When the pulse width modulation is selected, the pulse width modulation is applied to "H" level output.
- ② The INT₃ interrupt request bit is set to "1" when a valid edge (①) is input. (Refer to section "9.4.1 Pulse output trigger.") The interrupt request bit retains "1" until the interrupt request is accepted or it is cleared by software.
- ⁽³⁾ Write the next output data into three-phase output data register 0 during an $\overline{INT_3}$ interrupt routine (or after the confirmation of an $\overline{INT_3}$ interrupt request occurrence).

Note: This is set by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

[Precautions for pulse output port mode]

[Precautions for pulse output port mode]

 When using the pulse output port mode, be sure to set the relevant registers after the pulse output port mode is set by the waveform output select bits (bits 2 to 0 at address A6₁₆).
 When not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output

When not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address A6₁₆) to "000₂."

- 2. When performing the pulse width modulation, be sure to use timers A1, A2, A4 in the pulse width modulation mode. (Refer to section "7.6 Pulse width modulation (PWM) mode.") Note that, from pin P2₀/TA4₀uT, a PWM pulse by timer A4 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A4 mode register (address 5A₁6) to "0." At this time, pin P2₀ can be used as a programmable I/O port pin.
- 3. Note that, when not making the pulse output inactive by input of a falling edge to pin P6OUT_{CUT}, be sure to connect pin P6OUT_{CUT} to Vcc via a resistor.

CHAPTER 10 THREE-PHASE WAVEFORM MODE

- 10.1 Overview
- 10.2 Block description
- 10.3 Three-phase mode 0
- 10.4 Three-phase mode 1
- 10.5 Three-phase waveform output fixation
- 10.6 Position-data-retain function

[Precautions for three-phase waveform mode]

10.1 Overview

10.1 Overview

The three-phase waveform mode serves as follows: three-phase waveforms (3 positive waveforms and 3 negative waveforms) are output from the three-phase waveform output pins. The three-phase waveform mode consists of "three-phase mode 0" and "three-phase mode 1."

Table 10.1.1 lists the specifications of the three-phase waveform mode, Table 10.1.2 lists the comparison of operations in three-phase mode 0 and 1, and Figure 10.1.1 shows the comparison of waveforms in three-phase mode 0 and 1.

Item		Specifications				
Three-phase waveform output pins	6 pins (U, Ū, V, V, W,	, W)				
Three-phase-waveform-output-	P6OUTcut (Input of fa	alling edge)				
forcibly-cutoff signal input pin						
Operation modes	Three-phase mode 0	A timer A3 interrupt request occurs at each timer A3 underflow				
	Three-phase mode 1	A timer A3 interrupt request occurs at each second timer A3				
		underflow or forth one.				
Timer to be used	Timers A0 through A2 (Used in the one-shot pulse mode)					
	 Timer A0 : W- and W-phase waveform control Timer A1 : V- and V-phase waveform control Timer A2 : U- and U-phase waveform control 					
	Timer A3 (Used in the	e timer mode)				
	Output period cont	rol				
Three-phase waveform	$\frac{1}{f_{1}}$ to $\frac{1}{f_{1}}$	× 65536				
period	f_1 to f_{4096}	× 00000				
Output waveform and	Saw-tooth-wave mo-	$\frac{1}{1}$ to $\frac{1}{1}$ X 65535 (Note)				
Output width	dulation output	$\frac{1}{f_1}$ to $\frac{1}{f_{4096}}$ X 65535 (Note)				
	Triangular wave mo-	$1 \times 2 + 1 \times 65525 \times 2$ (Note)				
	dulation output	$\frac{1}{f_1}$ × 2 to $\frac{1}{f_{4096}}$ × 65535 × 2 (Note)				
	Fixed level output	Each of the U, V, W phases is fixed to an arbitrary level.				
		Each of the $\overline{U},\overline{V},\overline{W}$ phases is fixed to the reversed level of the				
		corresponding positive phase (the U, V, W phases).				
Dead time (width)	Dead-time timer is us	ed.				
	See Table 10.2.1.					

Note: This value does not include the dead time.

Table 10.1.2 Comparison of operations in three-phase mode 0 and 1

	Three-phase mode 0	Three-phase mode 1
Timer A3 interrupt request	Each timer A3 underflow	Each second timer A3 underflow or forth
occurrence interval		one is selected by software.
Timers A0 through A2	Each timer uses one register.	Each timer uses two registers alternately.
Output polarity	• By software, the output polarity can be set to the	• By software, the output polarity can be set
	output polarity set buffer of the U, V, or W phases.	to the three-phase output polarity set buffer.
	• If necessary, the contents of each output	• At each period, the contents of the three-
	polarity set buffer are reversed by software.	phase output polarity set buffer are reversed
		by hardware.

10.1 Overview




Fig. 10.1.1 Comparison of waveforms in three-phase mode 0 and 1

10.2 Block description

Figure 10.2.1 shows the block diagram of the three-phase waveform mode, and explanation of registers relevant to the three-phase waveform mode is described below.

The following registers are common to the pulse output port mode and three-phase waveform mode:

- Waveform output mode register (address A616)
- Three-phase output data register 0 (address A816)
- Three-phase output data register 1 (address A9₁₆)

When using the three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address $A6_{16}$) to "100₂," and then, set the relevant registers.

When not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address $A6_{16}$) to "000₂."




Fig. 10.2.1 Block diagram of three-phase waveform mode

10.2 Block description

10.2.1 Waveform output mode register

Figure 10.2.2 shows the structure of the waveform output mode register (the three-phase waveform mode). Note that writing to bits 0 through 6 of this register must be performed when the counting in timers A0 through A3 is halts.

aven	orm output mode register (Address A	(016)	1	0
Bit	Bit name	Function	At reset	R/W
0		b2b1b0	0	RW
1		1 0 0 : Three-phase waveform mode	0	RW
2	-		0	RW
3	Three-phase output polarity set buffer (Valid in three-phase mode 1) (Note 2)	0 : "H" output 1 : "L" output	0	RW
4	Three-phase mode select bit	0 : Three-phase mode 0 1 : Three-phase mode 1	0	RW
5	Invalid in the three-phase waveform mode.		0	RW
6	Dead-time timer trigger select bit (Note 3)	0: Both falling and rising edges of one-shot pulse for timers A0 to A21: Only the falling edge of one-shot pulse for timers A0 to A2	0	RW
7	Waveform output control bit	0 : Waveform output disabled 1 : Waveform output enabled	0	RW

3: When the saw-tooth-wave modulation output is performed, be sure to fix this bit to "0."

4: Writing to any of bits 0 to 6 must be performed while counting for timers A0 to A3 halts.

Fig. 10.2.2 Structure of waveform output mode register (three-phase waveform mode)

10.2 Block description

(1) Three-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the output polarity of the three-phase waveform and is used in three-phase mode 1. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

(2) Three-phase mode select bit (bit 4)

This bit is used to select three-phase mode 0 or 1.

(3) Dead-time timer trigger select bit (bit 6)

This bit is used to select a trigger of the dead-time timer. The saw-tooth-wave modulation requires that this bit is fixed to "0."

(4) Waveform output control bit (bit 7)

Setting of this bit to "1" allows the three-phase waveform output from the three-phase waveform output pins. Clearance of this bit to "0" makes the three-phase waveform output pins floating. When a falling edge is input to pin $\overline{P6OUT_{CUT}}$, this bit becomes "0." (See Figure 10.2.15.)

10.2 Block description

10.2.2 Dead-time timer register

Figure 10.2.3 shows the structure of the Dead-time timer register.

Jead-til	me timer (Address A7 ₁₆)		
Bit	Function	 At reset	R/W
7 to 0	A value in the range from "0016" to "FF16" can be set.	 Undefined	WO

Fig. 10.2.3 Structure of dead-time timer register

The dead-time timer is used to count the time to prevent "L" level of positive waveform outputs from overlapping with "L" level of their negative waveform outputs. (This time is referred to as "dead time.") Figure 10.2.4 shows the structure of the dead-time timer.




Fig. 10.2.4 Structure of dead-time timer

10.2 Block description

When a certain value is written to the dead-time timer register, this value is written to the dead-time reload register. The M37906 has three dead-time timers, and they are independent each other. When a trigger is generated due to each of timers A0 through A2, the contents of the dead-time timer reload register are reloaded; and then, the selected count source is counted down. Simultaneously, the one-shot pulse is output. A trigger is selected by the dead-time timer trigger select bit (bit 6 at address A6₁₆), and the count source is selected by the clock-source-of-dead-time-timer select bits (bits 7, 6 at address A8₁₆). When an underflow occurs, the counting becomes inactive.

Figure 10.2.5 shows the relationship between the dead-time timer's pulse and trigger, and Table 10.2.1 lists the pulse width of the dead-time timer.




Fig. 10.2.5 Relationship between dead-time timer's pulse and trigger

Table 10.2.1 Pulse width of dead-ti	ime timer
-------------------------------------	-----------

	Trigger	Pulse	width
State at trigger input	Edge	n : 0016	n : 0116 through FF16
Dead-time timer:	Rising edge of timer Ai one-shot	oco y 1	(
inactive	pulse	258 X <u>f</u> i	(n+2) X <u>f</u> i
	Falling edge of timer Ai one-shot	orz v 1	(
	pulse	257 X <u>1</u> fi	(n+1) X $\frac{1}{f_i}$
Dead-time timer:	Rising edge of timer Ai one-shot		
active	pulse (Re-trigger)	$257 \times \frac{1}{1}$	(n+1) X <u>1</u>
	Falling edge of timer Ai one-shot	257 × <u>1</u> ∫i (Note)	(II+I) ~
	pulse (Re-trigger)	(Note)	(Note)

n: A value which is set in the dead-time timer (address A7₁₆)

f: The dead-time timer's clock source (f2, f2/2, f2/4)

Note: Width of pulse starting from a re-trigger occurrence timing

10.2.3 Three-phase output data register 0

Figure 10.2.6 shows the structure of the three-phase output data register 0 (the three-phase waveform mode).

For bits 7 and 6, refer to section "10.2.2 Dead-time timer."

Bit	Bit name	Function	At reset	R/W
0	W-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
1	V-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
2	U-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
3	W-phase output polarity set buffer (Valid in three-phase mode 0.) (Note)	0 : "H" output 1 : "L" output	0	RW
5, 4	Invalid in the three-phase waveform mode.		0	RW
6	Clock-source-of-dead-time-timer	$b^{7}b^{6}$ 0 0 : f ₂ 0 1 : f ₂ /2	0	RW
7		1 0 : f ₂ /4 1 1 : Do not select.	0	RW

Fig. 10.2.6 Structure of three-phase output data register 0 (three-phase waveform mode)

(1) W-phase output fix bit (bit 0)

Setting of this bit to "1" fixes the output level at the W-phase waveform output pin to the level which is selected by the W-phase fixed output's polarity set bit (bit 0 at address A9₁₆); vice versa, the output level at the \overline{W} -phase waveform output pin is reversed.

(2) V-phase output fix bit (bit 1)

Setting of this bit to "1" fixes the output level at the V-phase waveform output pin to the level which is selected by the V-phase fixed output's polarity set bit (bit 1 at address $A9_{16}$); vice versa, the output level at the \overline{V} -phase waveform output pin is reversed.

(3) U-phase output fix bit (bit 2)

Setting of this bit to "1" fixes the output level at the U-phase waveform output pin to the level which is selected by the U-phase fixed output's polarity set bit (bit 2 at address $A9_{16}$); vice versa, the output level at the U-phase waveform output pin is reversed.

(4) W-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the W-phase output polarity and is used in three-phase mode 0. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

10.2.4 Three-phase output data register 1

Figure 10.2.7 shows the structure of the three-phase output data register 1 (the three-phase waveform mode).

	phase output data register 1 (Ac		X	
Bit	Bit name	Function	At reset	R/W
0	W-phase fixed output's polarity set bit (Note 1)	0 : "H" output fixed 1 : "L" output fixed	0	RW
1	V-phase fixed output's polarity set bit (Note 2)	0 : "H" output fixed 1 : "L" output fixed	0	RW
2	U-phase fixed output's polarity set bit (Note 3)	0 : "H" output fixed 1 : "L" output fixed	0	RW
3	Invalid in the three-phase waveform mode.		0	RW
4	V-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW
	Interrupt request interval set bit (in three-phase mode 1)	0 : Every second time 1 : Every forth time		
5	U-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW
	Interrupt validity output select bit (in three-phase mode 1)	 0 : An interrupt request occurs at each even-numbered underflow of timer A3 1 : An interrupt request occurs at each odd-numbered underflow of timer A3 		
7, 6	Invalid in the three-phase waveform mode.		0	RW

X: It may be either "0" or "1."

Notes 1: Valid when the W-phase output fix bit (bit 0 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

2: Valid when the V-phase output fix bit (bit 1 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

3: Valid when the U-phase output fix bit (bit 2 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

Fig. 10.2.7 Structure of three-phase output data register 1 (three-phase waveform mode)

(1) W-phase fixed output's polarity set bit (bit 0)

Clearance of this bit to "0" fixes the output level at the W-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the W-phase waveform output pin to "L." The output level at the \overline{W} -phase waveform output pin is reversed.

Note that this bit is valid only when the W-phase output fix bit (bit 0 at address $A8_{16}$) = "1."

(2) V-phase fixed output's polarity set bit (bit 1)

Clearance of this bit to "0" fixes the output level at the V-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the V-phase waveform output pin to "L." The output level at the \overline{V} -phase waveform output pin is reversed. Note that this bit is valid only when the V-phase output fix bit (bit 1 at address A8₁₆) = "1."

(3) U-phase fixed output's polarity set bit (bit 2)

Clearance of this bit to "0" fixes the output level at the U-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the U-phase waveform output pin to "L." The output level at the \overline{U} -phase waveform output pin is reversed. Note that this bit is valid only when the U-phase output fix bit (bit 2 at address A8₁₆) = "1."

(4) V-phase output polarity set buffer (bit 4) (in three-phase mode 0)

This bit serves as the buffer to set the V-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt request interval set bit (bit 4) (in three-phase mode 1)

Clearance of this bit to "0" generates a timer A3 interrupt request at every second time; vice versa, setting of this bit to "1" generates a timer A3 interrupt request at every forth time. (Refer to section "**10.4 Three-phase mode 1.**")

(5) U-phase output polarity set buffer (bit 5) (in three-phase mode 0)

This bit serves as the buffer to set the U-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt validity output select bit (bit 5) (in three-phase mode 1)

Clearance of this bit to "0" generates a timer A3 interrupt request at every even-numbered underflow of timer A3; vice versa, setting of this bit to "1" generates a timer A3 interrupt request at every odd-numbered underflow of timer A3.

(Refer to section "10.4 Three-phase mode 1.")

10.2 Block description

10.2.5 Position-data-retain function control register

Figure 10.2.8 shows the structure of the position-data-retain function control register. For details of the position-data-retain function, refer to section **"10.6 Position-data-retain function."**

Position	n-data-retain function control reg	gister (Address AA ₁₆)		
Bit	Bit name	Function	At reset	R/W
0	W-phase position data retain bit	Input level at pin IDW is read out. 0 : "L" level 1 : "H" level	0	RO
1	V-phase position data retain bit	Input level at pin IDV is read out. 0 : "L" level 1 : "H" level	0	RO
2	U-phase position data retain bit	Input level at pin IDU is read out. 0 : "L" level 1 : "H" level	0	RO
3	Retain-trigger polarity select bit	0 : Falling edge of positive phase 1 : Rising edge of positive phase	0	RW
7 to 4	Nothing is assigned.		Undefined	

Fig. 10.2.8 Structure of position-data-retain function control register

(1) W-phase position data retain bit (bit 0)

This bit is used to retain the input level at pin IDW.

(2) V-phase position data retain bit (bit 1)

This bit is used to retain the input level at pin IDV.

(3) U-phase position data retain bit (bit 2)

This bit is used to retain the input level at pin IDU.

(4) Retain-trigger polarity select bit (bit 3)

This bit is used to select the trigger polarity to retain the position data. When this bit = "0," the falling edge of each positive phase is selected. When this bit = "1," the rising edge of each positive phase is selected.

10.2.6 Port P5 direction register

The position-data input pins are multiplexed with port P5 pin.

When using these pins as position-data-input pins, clear the corresponding bits of the port P5 direction register to "0" in order to set these port pins for the input mode.

Figure 10.2.9 shows the relationship between the port P5 direction register and position-data-input pins.

'ort P5	direction register (Address D ₁₆)			
Bit	Corresponding pin	Functions	At reset	R/W
4 to 0	Nothing is assigned.		Undefined	_
5	Pin IDW (Pin INT₅/TB0 _{IN})	0 : Input mode 1 : Output mode	0	RW
6	Pin IDV (Pin INT₀/TB1៲ℕ)		0	RW
7	Pin IDU (Pin INT7/TB21)	When using this pin as a position-data input pin, be sure to clear the corresponding bit to "0."	0	RW

Fig. 10.2.9 Relationship between port P5 direction register and position-data-input pins

10.2.7 Timers A0 through A2

Each of timers A0 through A2 is used to control the output width of each phase, and these timers are used in the one-shot pulse mode.

Figure 10.2.10 shows the structure of timer A0/A1/A2 mode register (in the three-phase waveform mode). Because the underflow signal of timer A3 serves as a trigger for timers A0 through A3, it is unnecessary to set the one-shot start bit to "1."

Note that, in three-phase mode 1, each of timers A0 through A2 has the following two registers: timer A0/A1/A2 register (addresses 46_{16} and 47_{16} , 48_{16} and 49_{16} , $4A_{16}$ and $4B_{16}$) and timer A0₁/A1₁/A2₁ register (addresses D0₁₆ and D1₁₆, D2₁₆ and D3₁₆, D4₁₆ and D5₁₆). These two registers are used to control the output width.

Figure 10.2.11 shows the structures of the timer A0/A1/A2 mode register and timer A0₁/A1₁/A2₁ register.

mer A	A0/A1/A2 mode register (Addr	'esses 5616 to 5816)		1 0
Bit	Bit name	Function	At reset	R/W
0	Fix these bits to "0110102" ir	n the three-phase waveform mode.	0	RW
1			0	RW
2	1		0	RW
3	1		0	RW
4			0	RW
5	1		0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 10.2.10 Structure of timer A0/A1/A2 mode register (three-phase waveform mode)

10.2 Block description

I imer A	2 register (Addresses 4B ₁₆ , 4A ₁₆)		I		
Bit	Fu	nction		At reset	R/W
15 to 0	Any value in the range from " 0000_{16} " to "F Assuming that the set value = n, the "H" le as follows : $\frac{n}{f_{i.}}$			Undefined	WO
	e the MOVM or STA(STAD) instruction for writing ing to this register must be performed in a unit of				
Note: Use Writ Timer A Timer A	e the MOVM or STA(STAD) instruction for writing		(b8) b0 b7		b0
Note: Use Writ Timer A Timer A	e the MOVM or STA(STAD) instruction for writing ing to this register must be performed in a unit of 01 register (Addresses D116, D016) 11 register (Addresses D316, D216) 21 register (Addresses D516, D416)	16 bits. (b15)	b0 b7	At reset	b0 R/W
Note: Use Writ Timer A Timer A Timer A	e the MOVM or STA(STAD) instruction for writing ing to this register must be performed in a unit of 01 register (Addresses D116, D016) 11 register (Addresses D316, D216) 21 register (Addresses D516, D416)	16 bits. (b15) b7 notion FF16 can be set.	b0 b7	At reset Undefined	

Fig. 10.2.11 Structures of timer A0/A1/A2 register and timer A01/A11/A21 register

10.2.8 Timer A3

Timer A3 is used to control the carrier's period of the whole three-phase waveform and is used in the timer mode.

Figure 10.2.12 shows the structure of the timer A3 mode register (the three-phase waveform mode).

	A3 mode register (Address 5916)		0 0
Bit	Bit name	Function	At reset	R/W
0	Fix these bits to "0000002" in	the three-phase waveform mode.	0	RW
1			0	RW
2			0	RW
3			0	RW
4			0	RW
5			0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 10.2.12 Structure of timer A3 mode register (three-phase waveform mode)

10.2.9 Output polarity set toggle flip-flop

The output polarity set toggle flip-flops 0 through 2 are used to control the output polarity of the positive and negative phases of the three-phase waveform.

In three-phase mode 0, values are set into the U-, V-, W-phase output polarity set buffer (bits 5 and 4 at address $A9_{16}$ and bit 3 at address $A8_{16}$).

In three-phase mode 1, a value is set into the three-phase output polarity set buffer (bit 3 at address A6₁₆). These bits are transferred to the output polarity set toggle flip-flop at an underflow of timer A3.

The contents of the output polarity set toggle flip-flop are reversed at the end of the timer A0/A1/A2 one-shot pulse.

Table 10.2.2 lists the relationship between the contents of the output polarity set toggle flip-flop and the output level, and Figure 10.2.13 shows the operations of the output polarity set buffer and output polarity set toggle flip-flop.

Table 10.2.2 Relationship between contents of output polarity set toggle flip-flop and output level

Contents of output polarity set toggle flip-flop	Output level of positive phase	Output level of negative phase
0	Н	L
1	L	н




Fig. 10.2.13 Operations of output polarity set buffer and output polarity set toggle flip-flop

10.2 Block description

10.2.10 Three-phase waveform mode I/O pins

When the three-phase waveform mode is selected, port $P6_0$ through $P6_5$ pins become the three-phase waveform output pins, pin $\overline{P6OUT_{CUT}}$ becomes the three-phase-waveform-output-forcibly-cutoff signal input pin. Figure 10.2.14 shows the pins used in the three-phase waveform mode.




Fig. 10.2.14 Pins used in three-phase waveform mode

10.2.11 Pin P6OUTcut (three-phase-waveform-output-forcibly-cutoff signal input pin)

When a falling edge is input to pin $P6OUT_{CUT}$, the waveform output control bit (bit 7 at address A6₁₆) becomes "0"; and then the three-phase waveform output pins enter the floating state. (In other words, the three-phase waveform output becomes inactive.)

When restarting the three-phase waveform output after this output becomes inactive, be sure to return the input level at pin $\overrightarrow{P6OUT_{CUT}}$ to "H"; and then, be sure to set the waveform output control bit to "1." When the input level at pin $\overrightarrow{P6OUT_{CUT}}$ is "L," the waveform output control bit cannot be "1."

Also, at this time, bits 0 through 5 of the port P6 direction register (address 10_{16}) become "0000002." (Refer to section "**5.2.3 Pin P60UT**_{cut}/**INT**₄.") Therefore, if it is necessary to switch port pins P6₀ through P6₅ to the port output pins, be sure to do as follows:

(1) Return the input level at pin $\overline{P6OUT_{cut}}$ to "H" level.

- ② Write data to the port P6 register (address E₁₆)'s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register's bits, corresponding to the port P6 pins in ②, to "1" in order to set these port pins to the output mode.

When the input level at pin P6OUT_{CUT} is "L," each bit of the port P6 direction register cannot be "1."

Figure 10.2.15 shows the relationship between the $\overline{P6OUT_{CUT}}$ input, waveform output control bit, and three-phase waveform output pin.

Note that, when not inactivating the three-phase waveform output by using pin $\overline{P6OUT_{cut}}$, be sure to connect pin $\overline{P6OUT_{cut}}$ to Vcc via a resistor.




Fig. 10.2.15 Relationship between P6OUT_{CUT} input, waveform output control bit, and three-phase waveform output pin

10.3 Three-phase mode 0

10.3.1 Setting for three-phase mode 0


Explanation of the triangular wave modulation output and saw-tooth-wave modulation output in three-phase mode 0 is described below. Table 10.3.1 lists the differences between the triangular wave modulation output and the saw-tooth-wave modulation output (in view of software).

Table 10.3.1 Differences between triangular wave modulation output and saw-tooth-wave modulation output (in view of software)

	Triangular wave modulation output	Saw-tooth-wave modulation output
Trigger of dead-time timer		Falling and Rising edges of timers A0 through A2
Contents of output polarity set buffer	Reversed at each timer A3 interrupt request occurrence.	Not reversed.

Figures 10.3.1 and 10.3.2 show an initial setting example for registers relevant to three-phase mode 0, Figure 10.3.3 shows a data-updating example in three-phase mode 0.

Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.







Fig. 10.3.2 Initial setting example for registers relevant to three-phase mode 0 (2)



10.3 Three-phase mode 0

10.3.2 Operation in three-phase wave mode 0

Figure 10.3.4 shows a triangular wave modulation output example (three-phase mode 0), and Figure 10.3.5 shows a saw-tooth-wave modulation output example (three-phase mode 0)

- ① When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timer A0 through A2 are started. Also, the contents of the output polarity set buffer of each phase are transferred to the output polarity set toggle flip-flop. In the case of the saw-tooth-wave modulation output, the one-shot pulse of the dead-time timer is output. Also, each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ② The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the one shot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
- ③ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ④ In the case of the triangular wave modulation output, before an underflow occurs in the timer A3 counter again, be sure to write the next data to the output polarity set buffer of each phase.

Repeat procedures from ① through ④ for the three-phase waveform output control.

Figure 10.3.6 shows the triangular wave modulation output model (for one period), and Figure 10.3.7 shows the saw-tooth-wave modulation output model (for one period).




Fig. 10.3.4 Triangular wave modulation output example (three-phase mode 0)




Fig. 10.3.5 Saw-tooth wave modulation output example (three-phase mode 0)

Sine wave W' W' Carrier wave
$\overline{\mathbf{v}}$
Timer A3 [*]
* This is an internal signal, which cannot be read from the external. Note: The dead time is executed.

Fig. 10.3.6 Triangular wave modulation output model (for one period)




Fig. 10.3.7 Saw-tooth-wave modulation output model (for one period)

10.4 Three-phase mode 1

10.4 Three-phase mode 1

10.4.1 Setting for three-phase mode 1

In the triangular wave modulation, three-phase mode 1 is more efficiently controllable than three-phase mode 0. Therefore, three-phase mode 1 can mitigates the software's load.

Figure 10.4.1 and Figure 10.4.2 show an initial setting example of registers relevant to three-phase mode 1, and Figure 10.4.3 shows a data-updating example in three-phase mode 1.

Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.




Fig. 10.4.1 Initial setting example for registers relevant to three-phase mode 1 (1)




Fig. 10.4.2 Initial setting example for registers relevant to three-phase mode 1 (2)




Fig. 10.4.3 Data-updating example in three-phase mode 1

10.4 Three-phase mode 1

10.4.2 Operation in three-phase mode 1

Figure 10.4.4 shows a triangular wave modulation output example (three-phase mode 1).

- ① When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timers A0 through A2 are started. Also, the contents of the three-phase output polarity set buffer are transferred to the output polarity set toggle flip-flop, and then, the contents of the three-phase output polarity set buffer are reversed.
- ② The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the oneshot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
- ③ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.

Repeat procedures from ① through ③ for the three-phase waveform output control.

In the case of three-phase mode 1, the value of timer Ai (i = 0 through 2) and the value of timer Ai₁ are counted alternately. <u>Immediately after the count start in timer Ai</u>, however, the value of the timer Ai register is counted twice in succession. (It is a limitation to the case immediately after the count start in timer Ai.) At this time, the timer Ai's one-shot pulse becomes the same length twice in succession, also. Figure 10.4.5 shows an output example at start of three-phase mode 1.

For the triangular wave modulation output model (for one period), see Figure 10.3.6.




Fig. 10.4.4 Triangular wave modulation output example (three-phase mode 1)




Fig. 10.4.5 Output example at start of three-phase mode 1

10.5 Three-phase waveform output fixation

10.5 Three-phase waveform output fixation

In the three-phase waveform output, by setting of the U/V/W-phase output fix bit (bits 2 through 0 at address A8₁₆) to "1," the output level of each phase can be fixed. The output level to be fixed (positive phase) is set by the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆); in the case of the negative phase, the output level is fixed to the reversed level.

The U/V/W-phase output fix bit serves synchronously with a timer A3 interrupt request.

While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address $A9_{16}$).

Figure 10.5.1 shows a triangular wave modulation output example using the U/V/W-phase output fix bit (three-phase mode 1).

- ① By software, set the following bits:
 - the U/V/W-phase output fix bit (bits 2 through 0 at address A816)
 - the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆)
- ② The contents of the above bits become valid synchronously with the next timer A3 interrupt request, and then, the output level of the positive waveform is fixed to the level which was set by the U/V/W-phase fixed output's polarity set bit. In the case of the negative phase, the output level is fixed to the reversed level.
- ^③ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ④ The output fixation is also terminated synchronous with a timer A3 interrupt request.

10.5 Three-phase waveform output fixation




Fig. 10.5.1 Triangular wave modulation output example using U/V/W-phase output fix bit (three-phase mode 1)

10.6 Position-data-retain function

10.6 Position-data-retain function

This function is used to retain the position data synchronously with the three-phase waveform output; and there are three position-data input pins for the U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger.") can be selected by the retain-trigger polarity select bit (bit 3 at address AA₁₆); this bits selects the falling edge of each positive phase or rising edge of one.

10.6.1 Operation of position-data-retain function

Figure 10.6.1 shows a usage example of the position-data-retain function (U phase) when a retain trigger is the falling edge of the positive signal.

- ① At the falling edge of the U-phase waveform output, the state at pin IDU is transferred to the U-phase position data retain bit (bit 2 at address AA₁₆).
- 2 Until the next falling edge of the U-phase waveform output, the above value is retained.




Fig. 10.6.1 Usage example of position-data-retain function (U phase)

[Precautions for three-phase waveform mode]

[Precautions for three-phase waveform mode]

- When using the three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address A6₁₆) to "100₂," and then, set the relevant registers.
 When not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address A6₁₆) to "000₂."
- 2. When not inactivating the three-phase waveform output by using a falling edge input to pin P6OUT_{CUT}, be sure to connect pin P6OUT_{CUT} to Vcc via a resistor.
- 3. While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆).

CHAPTER 11 Serial I/O

11.1 Overview

11.2 Block description

11.3 Clock synchronous serial I/O mode [Precautions for clock synchronous serial I/O mode]

11.4 Clock asynchronous serial I/O (UART) mode

[Precautions for clock asynchronous serial I/O (UART) mode]

11.1 Overview

11.1 Overview

Serial I/O consists of 2 channels: UART0 and UART1. They each have a transfer clock generating timer for the exclusive use of them and can operate independently.

UARTi (i = 0 and 1) has the following 2 operating modes:

- (1) Clock synchronous serial I/O mode Transmitter and receiver use the same clock as the transfer clock. Transfer data has a length of 8 bits.
- (2) Clock asynchronous serial I/O (UART) mode

Transfer rate and transfer data format can arbitrarily be set. The user can select one transfer data length from the following: 7 bits, 8 bits, and 9 bits.


Figure 11.1.1 shows the transfer data formats in each operating mode.

● Clock synchronous serial I/O mode	Transfer data length of 8 bits (LSB first) Transfer data length of 8 bits (MSB first)
● UART mode	Transfer data length of 7 bits Transfer data length of 8 bits Transfer data length of 9 bits

Fig. 11.1.1 Transfer data formats in each operating mode

11.2 Block description

Figure 11.2.1 shows the block diagram of serial I/O. Registers relevant to serial I/O are described below.



SERIAL I/O

11.2 Block description

11.2.1 UARTi transmit/receive mode register

Figure 11.2.2 shows the structure of UARTi transmit/receive mode register.

ART	1 transmit/receive mode register	(Address 38 ₁₆)		
Bit	Bit name	Function	At reset	R/W
0	Serial I/O mode select bits	^{b2 b1 b0} 0 0 0 : Serial I/O is invalid. (P1 functions as a programmable I/O port.) 0 0 1 : Clock synchronous serial I/O mode	0	RW
1		0 1 0 : 0 1 0 : 0 1 1 : Do not select. 1 0 0 : UART mode (Transfer data length = 7 bits) 1 0 1 : UART mode (Transfer data length = 8 bits) 1 1 0 : UART mode (Transfer data length = 9 bits) 1 1 1 : Do not select.	0	RW
2			0	RW
3	Internal/External clock select bit	0 : Internal clock 1 : External clock	0	RW
4	Stop bit length select bit (Valid in UART mode) (Note)	0 : One stop bit 1 : Two stop bits	0	RW
5	Odd/Even parity select bit (Valid in UART mode when parity enable bit = "1.") (Note)	0 : Odd parity 1 : Even parity	0	RW
6	Parity enable bit (Valid in UART mode) (Note)	0 : Parity disabled 1 : Parity enabled	0	RW
7	Sleep select bit (Valid in UART mode) (Note)	0 : Sleep mode terminated (Invalid) 1 : Sleep mode selected	0	RW

Fig. 11.2.2 Structure of UARTi transmit/receive mode register

- (1) Serial I/O mode select bits (bits 0 to 2) These bits select a UARTi's operating mode.
- (2) Internal/External clock select bit (bit 3)

■ Clock synchronous serial I/O mode

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34₁₆, 3C₁₆) becomes the count source of the BRGi. (Refer to section "**11.2.6 UARTi baud rate register (BRGi).**") The BRGi's output divided by 2 becomes the transfer clock. Additionally, the transfer clock is output from the CLK_i pin.

By setting this bit to "1" in order to select an external clock, the clock input to the CLK_i pin becomes the transfer clock.

■ UART mode

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34₁₆, 3C₁₆) becomes the count source of the BRGi. (Refer to section "**11.2.6 UARTi baud rate register (BRGi).**") Then, the CLK_i pin functions as a programmable I/O port pin.

By setting this bit to "1" in order to select an external clock, the clock input to the CLK_i pin becomes the count source of BRGi.

Always in the UART mode, the BRGi's output divided by 16 becomes the transfer clock.

(3) Stop bit length select bit, Odd/Even parity select bit, Parity enable bit (bits 4 to 6) Refer to section "11.4.2 Transfer data format."

(4) Sleep select bit (bit 7)

Refer to section "11.4.8 Sleep mode."

SERIAL I/O

11.2 Block description

11.2.2 UARTi transmit/receive control register 0

Figure 11.2.3 shows the structure of UARTi transmit/receive control register 0.

	1 transmit/receive control registe			
Bit	Bit name	Function	At reset	R/W
0	BRG count source select bits	^{b1 b0} 0 0 : Clock f ₂ 0 1 : Clock f ₁₆	0	RW
1		1 0 : Clock f ₆₄ 1 1 : Clock f ₅₁₂	0	RW
2	CTS/RTS function select bit (Note 1)	0 : The $\overline{\text{CTS}}$ function is selected. 1 : The RTS function is selected.	0	RW
3	Transmit register empty flag	 0 : Data is present in the transmit register. (Transmission is in progress.) 1 : No data is present in the transmit register. (Transmission is completed.) 	1	RO
4	CTS/RTS enable bit	0 : The <u>CTS</u> / <u>RTS</u> function is enabled. 1 : The CTS/RTS function is disabled.		RW
5	UARTi receive interrupt mode select bit	0 : Reception interrupt 1 : Reception error interrupt		RW
6	CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	 0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, transfer clock, receive data is input. When not in transferring, pin CLKi's level is "L." 	0	RW
7	Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : LSB (Least Significant Bit) first 1 : MSB (Most Significant Bit) first	0	RW

Fig. 11.2.3 Structure of UARTi transmit/receive control register 0

11.2 Block description

- (1) BRG count source select bits (bits 0 and 1) Refer to section "11.2.1 (2) Internal/External clock select bit."
- (2) CTS/RTS function select bit (bit 2) Refer to section "11.2.10 CTS/RTS function."
- (3) Transmit register empty flag (bit 3) This flag is cleared to "0" when the UARTi transmit buffer register's contents have been transferred to the UARTi transmit register. When transmission has been completed and the UARTi transmit register becomes empty, this flag is set to "1."
- (4) CTS/RTS enable bit (bit 4) Refer to section "11.2.10 CTS/RTS function."
- (5) UARTi receive interrupt mode select bit (bit 5) Refer to section "11.2.7 (2) Interrupt request bit."
- (6) CLK polarity select bit (bit 6) Refer to section "11.3.1 (3) Polarity of transfer clock."
- (7) Transfer format select bit (bit 7) Refer to section "11.3.2 Transfer data format."

SERIAL I/O

11.2 Block description

11.2.3 UARTi transmit/receive control register 1

Figure 11.2.4 shows the structure of UARTi transmit/receive control register 1.

	transmit/receive control registe			
Bit	Bit name	Function	At reset	R/W
0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	RW
1	Transmit buffer empty flag	0 : Data is present in the transmit buffer register 1 : No data is present in the transmit buffer register	1	RO
2	Receive enable bit	0 : Reception disabled 1 : Reception enabled	0	RW
3	Receive complete flag	0 : No data is present in the receive buffer register 1 : Data is present in the receive buffer register	0	RO
4	Overrun error flag	0 : No overrun error 1 : Overrun error detected	0	RO
5	Framing error flag (Note) (Valid in UART mode)	0 : No framing error 1 : Framing error detected	0	RO
6	Parity error flag (Note) (Valid in UART mode)	0 : No parity error 1 : Parity error detected	0	RO
7	Error sum flag (Note) (Valid in UART mode)	0 : No error 1 : Error detected	0	RO



(1) Transmit enable bit (bit 0)

By setting this bit to "1," UARTi enters the transmission-enabled state. By clearing this bit to "0" during transmission, UARTi enters the transmission-disabled state after the transmission which was in progress at that time is completed.

(2) Transmit buffer empty flag (bit 1)

This flag is set to "1" when data set in the UARTi transmit buffer register has been transferred from the UARTi transmit buffer register to the UARTi transmit register. This flag is cleared to "0" when data has been set in the UARTi transmit buffer register.

(3) Receive enable bit (bit 2)

By setting this bit to "1," UARTi enters the reception-enabled state. By clearing this bit to "0" during reception, UARTi quits the reception immediately and enters the reception-disabled state.

(4) Receive complete flag (bit 3)

This flag is set to "1" when data has been ready in the UARTi receive register and that has been transferred to the UARTi receive buffer register (i.e., when reception is completed). This flag is cleared to "0" in one of the following cases:

• When the low-order byte of the UARTi receive buffer register has been read out

• When the receive enable bit (bit 2) has been cleared to "0"

(5) Overrun error flag (bit 4)

Refer to section "11.3.7 Processing on detecting overrun error" and "11.4.7 Processing on detecting error."

(6) Framing error flag, Parity error flag, Error sum flag (bits 5 to 7) Refer to section "11.4.7 Processing on detecting error."

SERIAL I/O

11.2 Block description

11.2.4 UARTi transmit register and UARTi transmit buffer register

Figure 11.2.5 shows the block diagram for the transmitter; Figure 11.2.6 shows the structure of UARTi transmit buffer register.




Fig. 11.2.5 Block diagram for transmitter

	transmit buffer register (Addresses 3316, 3216)		k
Bit	Function	At reset	R/W
8 to 0	Transmit data is set.	Undefined	WO
15 to 9	Nothing is assigned.	Undefined	

Fig. 11.2.6 Structure of UARTi transmit buffer register

SERIAL I/O

11.2 Block description

Transmit data is set into the UARTi transmit buffer register. Set the transmit data into the low-order byte of this register when the microcomputer operates in the clock synchronous serial I/O mode or when a 7-bit or 8-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode, when a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode. When a 9-bit length of tran

•Bits 7 to 0 of the transmit data into the low-order byte of this register.

The transmit data which has been set in the UARTi transmit buffer register is transferred to the UARTi transmit register when the transmission conditions are satisfied, and then it is output from the TxDi pin synchronously with the transfer clock. The UARTi transmit buffer register becomes empty when the data set in the UARTi transmit buffer register has been transferred to the UARTi transmit register. Accordingly, the user can set the next transmit data.

When the "MSB first" is selected in the clock synchronous serial I/O mode, bit position of set data is reversed, and then the data of which bit position was reversed will be written, as a transmit data, into the UARTi transmit buffer register. (Refer to section "**11.3.2 Transfer data format.**") Transmit operation itself is the same whichever format is selected, "LSB first" or "MSB first."

When quitting the transmission which is in progress and setting the UARTi transmit buffer register again, follow the procedure described bellow:

① Clear the serial I/O mode select bits (bits 2 to 0 at addresses 30_{16} , 38_{16}) to " 000_2 " (serial I/O disabled). ② Set the serial I/O mode select bits again.

⁽³⁾ Set the transmit enable bit (bit 0 at addresses 35₁₆, 3D₁₆) to "1" (transmission enabled) and set transmit data in the UARTi transmit buffer register.

11.2 Block description

11.2.5 UARTi receive register and UARTi receive buffer register

Figure 11.2.7 shows the block diagram of the receiver; Figure 11.2.8 shows the structure of UARTi receive buffer register.




Fig. 11.2.7 Block diagram of receiver

UART0 receive buffer register (Addresses 37 ₁₆ , 36 ₁₆) UART1 receive buffer register (Addresses 3F ₁₆ , 3E ₁₆)					
Bit	Function		At reset	R/W	
8 to 0					
	The value is "0" at reading.		0		

Fig. 11.2.8 Structure of UARTi receive buffer register

The UARTi receive register is used to convert serial data, which is input to the RxD_i pin, into parallel data. This register takes in the signal input to the RxD_i pin, bit by bit, synchronously with the transfer clock. The UARTi receive buffer register is used to read out receive data. When reception has been completed, the receive data taken in the UARTi receive register is automatically transferred to the UARTi receive buffer register. Note that the contents of the UARTi receive buffer register is updated when the next data has been ready in the UARTi receive register before the data transferred to the UARTi receive buffer register is read out. (i.e., an overrun error occurs.)

When "MSB first" is selected in the clock synchronous serial I/O mode, bit position of data in the UARTi receive buffer register is reversed, and then the data of which bit position was reversed will be read out as receive data. (Refer to section "**11.3.2 Transfer data format.**") Receive operation itself is the same whichever format is selected, "LSB first" or "MSB first."

The UARTi receive buffer register is initialized by setting the receive enable bit (bit 2 at addresses 35₁₆, 3D₁₆) to "1" after clearing it to "0."

Figure 11.2.9 shows the contents of the UARTi receive buffer register at reception completed.




Fig. 11.2.9 Contents of UARTi receive buffer register at reception completed

11.2 Block description

11.2.6 UARTi baud rate register (BRGi)

The UARTi baud rate register (BRGi) is an 8-bit timer exclusively used for UARTi to generate a transfer clock. It has a reload register. Assuming that the value set in the BRGi is "n" ($n = "00_{16}"$ to "FF₁₆"), the BRGi divides the count source frequency by (n + 1).

In the clock synchronous serial I/O mode, the BRGi is valid when an internal clock is selected, and the BRGi's output divided by 2 becomes the transfer clock. In the UART mode, the BRGi is always valid, and the BRGi's output divided by 16 becomes the transfer clock.

The data written to the BRGi is written to both the timer and the reload register whichever transmission/ reception is in progress or not. Accordingly, writing to these register must be performed while transmission/ reception halts.

Figure 11.2.10 shows the structure of the UARTi baud rate register (BRGi); Figure 11.2.11 shows the block diagram of transfer clock generating section.




Fig. 11.2.10 Structure of UARTi baud rate register (BRGi)




Fig. 11.2.11 Block diagram of transfer clock generating section

11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers

When using UARTi, 2 types of interrupts (UARTi transmit and UARTi receive interrupts) can be used. Each interrupt has its corresponding interrupt control register. Figure 11.2.12 shows the structure of UARTi transmit interrupt control and UARTi receive interrupt control registers.

For details about these interrupts, refer to "CHAPTER 6. INTERRUPTS."

For the UARTi receive interrupt, a receive or receive error interrupt can be selected by the UARTi receive interrupt mode selected bit (bit 5 at addresses 34₁₆, 3C₁₆).

UART0 receive interrupt control register (Address 72 ₁₆) UART1 transmit interrupt control register (Address 73 ₁₆) UART1 receive interrupt control register (Address 74 ₁₆)					
Bit	Bit name	Function	At reset	R/W	
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW	
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW	
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW	
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note)	
7 to 4	Nothing is assigned.		Undefined		

Fig. 11.2.12 Structure of UARTi transmit interrupt control and UARTi receive interrupt control registers

11.2 Block description

(1) Interrupt priority level select bits (bits 0 to 2)

These bits select a priority level of the UARTi transmit interrupt or UARTi receive interrupt. When using UARTi transmit/receive interrupts, select one of the priority levels (1 to 7). When a UARTi transmit/receive interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable UARTi transmit/ receive interrupts, be sure to set these bits to " 000_2 " (level 0).

(2) Interrupt request bit (bit 3)

The UARTi transmit interrupt request bit is set to "1" when data has been transferred from the UARTi transmit buffer register to the UARTi transmit register.

The UARTi receive interrupt request bit functions as below:

\blacksquare When receive interrupt is selected (bit 5 = 0 at addresses 34₁₆, 3C₁₆)

The UARTi receive interrupt request bit is set to "1" when data has been transferred from the UARTi receive register to the UARTi receive buffer register.

(However, the UARTi receive interrupt request bit does not change when an overrun error has occurred.)

\blacksquare When receive error interrupt is selected (bit 5 = 1 at addresses 34₁₆, 3C₁₆)

The UARTi receive interrupt request bit is set to "1" when an error (an overrun error in the clock synchronous serial I/O mode; an overrun error, framing error, or parity error in UART mode) has occurred.

Each interrupt request bit is automatically cleared to "0" when its corresponding interrupt request has been accepted. This bit can be set to "1" or cleared to "0" by software.

11.2 Block description

11.2.8 Serial I/O pin control register

Figure 11.2.13 shows the structure of the seral I/O pin control register.

eriai I	O pin control register (Address)	S AC16)		1 1
Bit	Bit name	Function	At reset	R/W
0	CTS ₀ /RTS ₀ separate select bit (Note)	0 : $\overline{\text{CTS}_0}/\overline{\text{RTS}_0}$ are used together. 1 : $\overline{\text{CTS}_0}/\overline{\text{RTS}_0}$ are separated.	0	RW
1	CTS ₁ /RTS ₁ separate select bit (Note)	0 : $\overline{CTS_1}/\overline{RTS_1}$ are used together. 1 : $\overline{CTS_1}/\overline{RTS_1}$ are separated.	0	RW
2	TxD₀/P1₃ switch bit	0 : Functions as TxD ₀ . 1 : Functions as P1 ₃ .	0	RW
3	TxD1/P17 switch bit	0 : Functions as TxD ₁ . 1 : Functions as P1 ₇ .	0	RW
7 to 4	The value is "0" at reading.		0	_

Fig. 11.2.13 Structure of serial I/O pin control register

- (1) CTS₀/RTS₀ separate select bit (bit 0) Refer to section "11.2.10 CTS/RTS function."
- (2) CTS₁/RTS₁ separate select bit (bit 1) Refer to section "11.2.10 CTS/RTS function."

(3) TxD₀/P1₃ switch bit (bit 2)

When this bit is set to "1," the TxD_0 pin functions as a programmable I/O port pin (P1₃). When only reception is performed, the TxD_0 pin can be used as the P1₃ pin. When performing transmission, be sure to clear this bit to "0."

(4) TxD₁/P1₇ switch bit (bit 3)

When this bit is set to "1," the TxD_1 pin functions as a programmable I/O port pin (P17). When only reception is performed, the TxD_1 pin can be used as the P17 pin. When preforming transmission, be sure to clear this bit to "0."

11.2 Block description

11.2.9 Port P8 direction register

I/O pins for serial I/O are multiplexed with port P1 pins. When using pins P1₁, P1₂, P1₅, and P1₆ as serial I/O's input pins (CTS_i, RxD_i), clear the corresponding bits of the port P1 direction register to "0" in order to set these pins for the input mode. When using these pins as other serial I/O's pins (CTS_i/RTS_i, CLK_i, TxD_i), these pins are forcibly set as I/O pins for serial I/O regardless of the port P8 direction register's contents. Figure 11.2.14 shows the relationship between the port P1 direction register and serial I/O's I/O pins. For details, refer to the description of each operating mode.

ort P1	1 direction register (Address 5 ₁₆)	b7 b6 b5	<u>b4 b3 b2</u>	2 b1
Bit	Corresponding pin name	Function	At reset	R/V
0	Pin CTS ₀ /RTS ₀	0 : Input mode	0	RV
1	Pin CTSo/CLKo	1 : Output mode	0	RV
2	Pin RxD₀	When using pipe P1. P1. P1. and P1. as parial	0	RV
3	Pin TxD ₀	 When using pins P1₁, P1₂, P1₅, and P1₅ as serial I/O's input pins (CTS₀, RxD₀, CTS¹, RxD¹), clear 	0	RV
4	Pin CTS1/RTS1	the corresponding bits to "0."	0	RV
5	Pin CTS1/CLK1	-	0	RV
6	Pin RxD1	-	0	R۷
7	Pin TxD1	-	0	R۱

Fig. 11.2.14 Relationship between port P1 direction register and serial I/O's I/O pins

11.2.10 CTS/RTS function

When the $\overline{\text{CTS}}$ function is selected, the signal input to the $\overline{\text{CTS}}_i$ pin must be at "L" level. (This is one of the transmit conditions.)

When the $\overline{\text{RTS}}$ function is selected, the $\overline{\text{RTS}}$ pin outputs the following signals:

(1) Clock synchronous serial I/O mode

When the receive enable bit (bit 2 at addresses 35_{16} , $3D_{16}$) = "0" (reception disabled), the $\overline{\text{RTS}_i}$ pin outputs "H" level.

When the receive enable bit = "0" (reception disabled), the $\overline{RTS_i}$ pin outputs "L" level by setting the receive enable bit to "1," or by reading the low-order byte of the UARTi receive buffer register. When the receive enable bit = "1" (continuously reception), the $\overline{RTS_i}$ pin outputs "L" level by reading the low-order byte of the UARTi receive buffer register.

When reception has started, the $\overline{\text{RTS}}$ pin outputs "H" level.

When an internal clock is selected (bit 3 at addresses 30_{16} , 38_{16} = "0"), do not select the $\overline{\text{RTS}}$ function because the $\overline{\text{RTS}}$ output is undefined.

(2) UART mode

When the receive enable bit (bit 2 at addresses 35_{16} , $3D_{16}$) = "0" (reception disabled), the $\overline{\text{RTS}_i}$ pin outputs "H" level.

When the receive enable bit = "0" (reception disabled), the $\overline{RTS_i}$ pin outputs "L" level by setting the receive enable bit to "1," or by reading the low-order byte of the UARTi receive buffer register. When the receive enable bit = "1" (continuously reception), the $\overline{RTS_i}$ pin outputs "L" level by reading the low-order byte of the UARTi receive buffer register.

When reception has started, the $\overline{\text{RTS}_i}$ pin outputs "H" level.

Selection of the $\overline{\text{CTS}}/\overline{\text{RTS}}$ function depends on the following bits. • $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at addresses 34₁₆, 3C₁₆: see Figure 11.2.3.) • $\overline{\text{CTS}}/\overline{\text{RTS}}$ enable bit (bit 4 at addresses 34₁₆, 3C₁₆: see Figure 11.2.3.)

•CTS₀/RTS₀ separate select bit (bit 0 at address AC₁₆: see Figure 11.2.13.)

•CTS₁/RTS₁ separate select bit (bit 1 at address AC₁₆: see Figure 11.2.13.)

Table 11.2.1 lists the selection of the $\overline{\text{CTS}}/\overline{\text{RTS}}$ function.

CTS/RTS			Functions				
enable bit	separate select bit	function select bit	P10/CTS0/RTS0 pin	P11/CTS0/CLK0 pin	P14/CTS1/RTS1 pin	P15/CTS1/CLK1 pin	
	0	0		P11 or CLK0	CTS ₁	P1₅ or CLK1	
0	0	1	RTS ₀	P1₁ or CLK₀	RTS ₁	P1₅ or CLK1	
	1	X	RTS ₀	CTS0 (Notes 1, 2)	RTS ₁	CTS1 (Notes 1, 2)	
1	X	X	P10	P11 or CLK0	P14	P1₅ or CLK₁	

Table 11.2.1 Selection of CTS/RTS function

X: It may be either "0" or "1."

Notes 1: When using the P1₁ or P1₅ pin as the CTS₁ pin, be sure to clear the corresponding bit of the port P1 direction register to "0."

2: When CTSi/RTSi separation is selected, the CLKi pin cannot be used. Accordingly, CTSi/RTSi cannot be separated in the clock synchronous serial I/O mode. When separating CTSi/RTSi in UART mode, be sure to select an internal clock.

11.3 Clock synchronous serial I/O mode

11.3 Clock synchronous serial I/O mode

Table 11.3.1 lists the performance overview in the clock synchronous serial I/O mode, and Table 11.3.2 lists the functions of I/O pins in this mode.

Table 11.3.1 Performa	ance overview in	clock synchronous	serial I/O mode
-----------------------	------------------	-------------------	-----------------

	Item	Functions
Transfer data format		Transfer data has a length of 8 bits.
		LSB first or MSB first can be selected by software.
Transfer rate	When selecting internal clock	BRGi's output divided by 2
	When selecting external clock	Maximum 5 Mbps
Transmit/Rece	eive control	$\overline{\text{CTS}}$ function or $\overline{\text{RTS}}$ function can be selected by software.

Table 11.3.2 Functions of I/O pins in clock synchronous serial I/O mode

Pin name	Functions	Method of selection
TxDi (P13, P17)	Serial data output pin	$TxD_0/P1_3$ or $TxD_1/P1_7$ switch bit = "0"
		(Dummy data is output when performing only reception.) (Note)
	Programmable I/O port pin	$TxD_0/P1_3$ or $TxD_1/P1_7$ switch bit = "1"
RxDi (P12, P16)	Serial data input pin	Port P1 direction register's corresponding bit = "0"
	Programmable I/O port pin	- (Can be used as an I/O port pin when performing only transmission.)
CLKi (P11, P15)	Transfer clock output pin Internal/External clock select bit = "0"	
	Transfer clock input pin	Internal/External clock select bit = "1"
$\overline{\text{CTS}_{i}}, \ \overline{\text{RTS}_{i}}$	CTS input pin	See Table 11.2.1.
(P10, P11, P14, P15)	RTS output pin	
	Programmable I/O port	

Port P1 direction register: address 0516

Internal/External clock select bit: bit 3 at addresses 3016, 3816

TxD₀/P1₃ switch bit: bit 2 at address AC₁₆

TxD1/P17 switch bit: bit 3 at address AC16

Note: The TxDi pin outputs "H" level until transmission starts after UARTi's operating mode is selected.

11.3.1 Transfer clock (Synchronizing clock)

Data transfer is performed synchronously with a transfer clock. For the transfer clock, the following selection is possible:

- Whether to generate a transfer clock internally or to input it from the external.
- Polarity of transfer clock.

The transfer clock is generated by operation of the transmit control circuit. Accordingly, <u>even when performing</u> <u>only reception</u>, set the transmit enable bit to "1," and set dummy data in the UARTi transmit buffer register in order to <u>make the transmit control circuit active</u>.

(1) Internal generation of transfer clock

The count source selected with the BRG count source select bits is divided by the BRGi, and the BRGi output is further divided by 2. This divided output is the transfer clock. The transfer clock is output from the CLK_i pin.

Transfer clock's frequency =

fi 2 (n+1)

fi: Frequency of BRGi's count source (f_2 , f_{16} , f_{64} , or f_{512}) n: Setting value of BRGi

(2) Input of transfer clock from the external

A clock input from the CLK_i pin becomes the transfer clock.

(3) Porarity of transfer clock

As shown in Figure 11.3.1, the polarity of the transfer clock can be selected by the CLK polarity select bit (bit 6 at addresses 34_{16} , $3C_{16}$).

CLKi	
TxDi	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
RxDi	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	The transmit data is output to the TxDi pin at the falling edge of a transfer clock, and the receive data is input from the RxDi pin at the rising edge of the transfer clock. The level at the CLKi pin is "H" when the transfer is not performed.
■ CL	K polarity select bit = 1
■ CL CLKi	
	K polarity select bit = 1 D_{1} D_{2} D_{3} D_{4} D_{5} D_{6} D_{7}
CLKi	

11.3 Clock synchronous serial I/O mode

11.3.2 Transfer data format

LSB first or MSB first can be selected as the transfer data format. Table 11.3.3 lists the relationship between the transfer data format and writing/reading to and from the UARTi transmit/receive buffer register. The transfer format select bit (bit 7 at addresses 34₁₆, 3C₁₆) selects the transfer data format. When this bit is cleared to "0," the set data is written to the UARTi transmit buffer register as the transmit data, as it is. Similarly, the data in the UARTi receive buffer register is read out as the receive data, as it is. (See the upper row in Table 11.3.3.) When this bit is set to "1," each bit's position of set data is reversed, and the resultant data will be written to the UARTi transmit buffer register as the transmit data. Similarly, each bit's position of data in the UARTi receive buffer register is reversed, and the resultant data will be read out as the receive data. (See the lower row in Table 11.3.3.)

Note that only the method of writing/reading to and from the UARTi transmit/receive buffer register is affected by selection of the transfer data format, and that <u>the transmit/receive operation is unaffected by</u> <u>it</u>.

Transfer format select bit	Transfer data format		RTi transmit buffer egister		m UARTi receive er register
		Data bus	UARTi transmit buffer register	Data bus	UARTi receive buffer register
		DB7	▶ D7	DB7	┣━━ D7
		DB6	D 6	DB6	└── D6
0	LSB (Least Significant Bit)	DB5	► D5	DB5 <	— D₅
•	first	DB4	► D4	DB4	└─── D4
		DB3	► D3	DB3 ┥	─ D₃
		DB2	► D2	DB ₂	D2
		DB1 —	▶ D1	DB1 ┥	▶ D1
		DB0	Do Do	DB ₀	D0
		Data bus	UARTi transmit buffer register	Data bus	UARTi receive buffer register
		DB7	D 7	DB7	, D7
			D ₆	DB6	/ D6
	MSB	DB₅	D₅	DB₅ 🔪	D5
1	(Most Significant Bit)	DB4	D4	DB4	D4
	first	DB3	D3	DB3	D3
		DB2	D2	DB2	D2
		DB1 //	D1	DB1	D 1
		DB ₀ /	Do	DB ₀	∖ D₀

Table 11.3.3 Relationship between transfer data format and writing/reading to and from UARTi transmit/ receive buffer register

11.3.3 Method of transmission

Figure 11.3.2 shows an initial setting example for relevant registers when transmitting. Transmission is started when all of the following conditions (1) to (3) has been satisfied. When an external clock is selected, satisfy conditions (1) to (3) with the following preconditions satisfied.

<Preconditions>

The CLK_i pin's input is at "H" level (External clock selected, when the CLK polarity select bit = "0") The CLK_i pin's input is at "L" level (External clock selected, when the CLK polarity select bit = "1") **Note:** When an internal clock is selected, the above preconditions are ignored.

- ① Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0")
- O Transmission is enabled (transmit enable bit = "1").
- ③ The $\overline{\text{CTS}}$ pin's input is at "L" level (when the $\overline{\text{CTS}}$ function selected). **Note**: When the $\overline{\text{CTS}}$ function is not selected, condition ③ is ignored.

By connecting the $\overline{\text{RTS}_i}$ pin (receiver side) and $\overline{\text{CTS}_i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section **"11.3.6 Receive operation."**

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.3.3 shows the write operation of data after transmission start, and Figure 11.3.4 shows the detect operation of transmit completion.

11.3 Clock synchronous serial I/O mode




Fig. 11.3.2 Initial setting example for relevant registers when transmitting

11.3 Clock synchronous serial I/O mode




Fig. 11.3.3 Write operation of data after transmission start




Fig. 11.3.4 Detect operation of transmit completion

11.3 Clock synchronous serial I/O mode

11.3.4 Transmit operation

When the transmit conditions described in section **"11.3.3 Method of transmission"** have been satisfied in the case of an internal clock selected, a transfer clock is generated and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the transmit conditions have been satisfied and then an external clock is input to the CLK_i pin, the following operations are automatically performed:

•The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.

•The transmit buffer empty flag is set to "1."

•The transmit register empty flag is cleared to "0."

•8 transfer clocks are generated (in the case of an internal clock selected).

•A UARTi transmit interrupt request occurs, and the interrupt request bit is set to "1."

The transmit operations are described below:


- ① Data in the UARTi transmit register is transmitted from the TxD_i pin synchronously with the valid edge* of the clock output from or input to the CLK_i pin.
- ^② This data is transmitted, bit by bit, sequentially beginning with the least significant bit.
- ^③ When 1-byte data has been transmitted, the transmit register empty flag is set to "1." This indicates the completion of transmission.

Valid edge* : A falling edge is selected when the CLK polarity select bit = "0." A rising edge is selected when the CLK polarity select bit = "1."

Figure 11.3.5 shows the transmit operation.

When an internal clock is selected, if the transmit conditions for the next data are satisfied at completion of the transmission, the transfer clock is generated continuously. Accordingly, when performing transmission continuously, set the next transmit data to the UARTi transmit buffer register during transmission (when the transmit register empty flag = "0"). When the transmit conditions for the next data are not satisfied, the transfer clock stops at "H" level (when the CLK polarity select bit = "0"), or "L" level (when the CLK polarity select bit = "1").

Figures 11.3.6 and 11.3.7 show examples of transmit timing.



11.3 Clock synchronous serial I/O mode




Fig. 11.3.6 Example of transmit timing (when internal clock and CTS function selected)




Fig. 11.3.7 Example of transmit timing (when internal clock selected and CTS function not selected)

11.3 Clock synchronous serial I/O mode

11.3.5 Method of reception

Figure 11.3.8 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (① to ③) have been satisfied. When an external clock is selected, satisfy conditions ① to ③ with the following preconditions satisfied.

<Preconditions>

The CLK_i pin's input is at "H" level (External clock selected, when the CLK polarity select bit = "0"). The CLK_i pin's input is at "L" level (External clock selected, when the CLK polarity select bit = "1"). **Note:** When an internal clock is selected, the above preconditions are ignored.

① Dummy data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0")


- @ Reception is enabled (receive enable bit = "1").
- $\$ Transmission is enabled (transmit enable bit = "1").

By connecting the $\overline{\text{RTS}_i}$ pin (receiver side) and $\overline{\text{CTS}_i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section **"11.3.6 Receive operation."**

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.3.9 shows processing after reception is completed.

11.3 Clock synchronous serial I/O mode



g. Those million setting example for relevant registers when receiving

Г

11.3 Clock synchronous serial I/O mode

[When not using interrupts]	[When using interrupts] ^(Note 1) A UARTi receive interrupt request occur when reception is completed.
Checking completion of reception UART0 transmit/receive control register 1 (Address 35 ₁₆) UART1 transmit/receive control register 1 (Address 3D ₁₆) b7 b 0 b7 b 0 Checking complete flag 0 : Reception not completed 1 : Reception completed	UARTi receive interrupt
Reading of receive data (Note 2) UART0 receive buffer register (Address 36 ₁₆) UART1 receive buffer register (Address 3E ₁₆) b7 b0 Read out receive data.	
Checking error UART0 transmit/receive control register 1 (Address 3516) UART1 transmit/receive control register 1 (Address 3D16) b7 b0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
 Processing after reading out receive data Notes 1: When performing the processing after reception is a select a receive interrupt (UARTi receive interrupt network) 2: In the case of an external clock and the RTS function "L" when the UARTi receive buffer register is read or continuously, be sure to write the dummy data to the reading out the UARTi receive buffer register. 3: This figure shows the bits and registers required for See Figure 11.3.12 for the change of flag state and 	node select bit = "0.") on selected, the RTS output level becomes out. Accordingly, when performing reception e UARTi transmit buffer register before the processing.

11.3.6 Receive operation

In the case of an internal clock selected, when the receive conditions described in section "11.3.5 Method of reception" have been satisfied, a transfer clock is generated and the reception is started after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the receive conditions have been satisfied, the UARTi enters the receive-enabled state, and then reception will be started when an external clock is input to the CLKi pin.

In the case of an external clock selected, when connecting the $\overline{\text{RTS}_i}$ pin to the $\overline{\text{CTS}_i}$ pin of the transmitter side, the timing of transmission and that of reception can be matched. In the case of an internal clock selected, do not use the $\overline{\text{RTS}}$ function. It is because the $\overline{\text{RTS}}$ output is undefined in the case of an internal clock selected.

In the case of an external clock and the $\overline{\text{RTS}}$ function selected, the $\overline{\text{RTS}}$ pin's output level becomes as described below.

When the receive enable bit = "0," if one of the following is performed, the $\overline{\text{RTS}}_i$ pin's output level becomes "L" and informs of the transmitter side that reception has become enabled:

• The receive enable bit is set to "1."


• The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit = "1," if the low-order byte of the UARTi receive buffer register is read out, the $\overline{\text{RTS}}_i$ pin's output level becomes "L."

Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the RTS output level does not become "L" until the receive data is read out.

When reception has started, the \overline{RTS} pin's output level becomes "H."

Figure 11.3.10 shows a connection example.



11.3 Clock synchronous serial I/O mode

The receive operations are described below:

- ① The signal input to the RxDi pin is taken into the most significant bit of the UARTi receive register synchronously with the valid edge* of the clock output from the CLKi pin or input to the CLKi pin.
- 2 The contents of the UARTi receive register are shifted, bit by bit, to the right.
- ③ Steps ① and ② are repeated at each valid edge of the clock output from the CLKi pin or input to the CLKi pin.
- ④ When 1-byte data has been prepared in the UARTi receive register, the contents of this register are transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with step ④, the receive complete flag is set to "1." Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

Valid edge* : A rising edge is selected when the CLK polarity select bit = "0." A falling edge is selected when the CLK polarity select bit = "1."

The receive complete flag is cleared to "0" when the low-order byte of the UARTi receive buffer register is read out. Figure 11.3.11 shows the receive operation, and Figure 11.3.12 shows an example of receive timing (when an external clock is selected).

When the transfer format select bit is "1" (MSB first), each bit's position of this register's contents is reversed, and then the resultant data is read out.

11.3 Clock synchronous serial I/O mode




Fig. 11.3.11 Receive operation




Fig. 11.3.12 Example of receive timing (when external clock selected)

11.3 Clock synchronous serial I/O mode

11.3.7 Processing on detecting overrun error

In the clock synchronous serial I/O mode, an overrun error can be detected.

An overrun error occurs when the next data has been prepared in the UARTi receive register with the receive complete flag = "1" (i.e. data is present in the UARTi receive buffer register) and next data is transferred to the UARTi receive buffer register. In other words, an overrun error occurs when the next data has been prepared before reading out the contents of the UARTi receive buffer register. When an overrun error has occurred, the next receive data is written into the UARTi receive buffer register. Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit = "1"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1." When the receive interrupt is selected (UARTi receive interrupt request bit does not change. An overrun error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register, and the overrun error flag is set to "1." The overrun error flag is cleared to "0" by clearing the receive enable bit to "0."

When an overrun error occurs during reception, be sure to initialize the overrun error flag and UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to a receiver-side overrun error which has occurred during transmission, be sure to set the UARTi transmit buffer register again, and start transmission again.

The methods of initializing the UARTi receive buffer register and that of setting the UARTi transmit buffer register again are described below.

(1) Method of initializing UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- ² Set the receive enable bit to "1" again (reception enabled).

(2) Method of setting UARTi transmit buffer register again

- ① Clear the serial I/O mode select bits to "0002" (serial I/O invalidated).
- ② Set the serial I/O mode select bits to "0012" again.
- ③ Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

[Precautions for clock synchronous serial I/O mode]

[Precautions for clock synchronous serial I/O mode]

- A transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing only reception, the transmit operation (in other words, setting for transmission) must be performed. In this case, be sure to set as follows. Additionally, in this case, dummy data is output from the TxD_i pin to the external:
 - When performing reception, be sure to enable the reception after dummy data is set to the low-order byte of the UARTi transmit buffer register. Also, be sure to set dummy data at each 1-byte data reception.
 - At reception, be sure to set the receive enable bit and transmit enable bit to "1" simultaneously.

When performing only reception, if any of the $TxD_0/P1_3$ and $TxD_1/P1_7$ switch bits (bits 2 and 3 at address AC₁₆) is set to "1," the corresponding TxD_1 pin can be used as a programmable I/O port pin.

2. When an external clock is selected, with the input level at the CLK pin = "H" (the CLK polarity select bit = "0") or "L" (the CLK polarity select bit = "1"), be sure to satisfy all of the following three conditions:

<At transmission>

- ① Transmit data is written to the UARTi transmit buffer register.
- ② The transmit enable bit is set to "1."
- ③ "L" level is input to the $\overline{\text{CTS}}$ pin (when the $\overline{\text{CTS}}$ function selected).

<At reception>

- ① Dummy data is written to the UARTi transmit buffer register.
- $\ensuremath{\textcircled{}}$ The receive enable bit is set to "1."
- ③ The transmit enable bit is set to "1."
- 3. While the CTSi/RTSi separation is selected, the CLKi pin cannot be used. Accordingly, in the clock synchronous serial I/O mode, the CTSi/RTSi separation cannot be selected.
- 4. Writing to the UARTi baud rate register (BRGi) must be performed while transmission/reception halts.
- 5. When an internal clock is selected, do not use the $\overline{\text{RTS}}$ function because the $\overline{\text{RTS}}$ output is undefined.
- 6. When performing transmission, be sure to clear any of the $TxD_0/P1_3$ and $TxD_1/P1_7$ switch bits to "0" (bits 2 and 3 at address AC₁₆).

11.4 Clock asynchronous serial I/O (UART) mode

11.4 Clock asynchronous serial I/O (UART) mode

Table 11.4.1 lists the performance overview in the UART mode, and Table 11.4.2 lists the functions of I/O pins in this mode.

	Item	Functions
Transfer data	Start bit	1 bit
format	Character bit (Transfer data)	7 bits, 8 bits, or 9 bits
	Parity bit	0 bit or 1 bit (Odd or Even can be selected.)
	Stop bit	1 bit or 2 bits
Transfer rate	When selecting internal clock	BRGi's output divided by 16
	When selecting external clock	Maximum 312.5 kbps
Error detection		4 types (overrun, framing, parity, and summing): presence of an
		error can be detected only by check of the error sum flag.

Table 11.4.1 Performance overview in UART mode

Table 11.4.2 Functions of I/O pins in UART mode

Pin name	Functions	Method of selection
TxDi (P13, P17)	Serial data output pin	$TxD_0/P1_3$ or $TxD_1/P1_7$ switch bit = "0." (Note)
	Programmable I/O port pin	$TxD_0/P1_3$ or $TxD_1/P1_7$ switch bit = "1."
RxDi (P12, P16)	Serial data input pin	Port P1 direction register's corresponding bit = "0"
	Programmable I/O	- (Can be used as a programmable I/O port pin when
	port pin	performing only transmission.)
CLKi (P11, P15)	BRGi's count source input pin	Internal/External clock select bit = "1"
	Programmable I/O port pin	Internal/External clock select bit = "0"
$\overline{\text{CTS}_i}/\overline{\text{RTS}_i}$ (P10, P11,	CTS input pin	See Table 11.2.1.
P14, P15)	RTS output pin	
	Programmable I/O port pin	

Port P1 direction register: address 05_{16} Internal/External clock select bit: bit 3 at addresses 30_{16} , 38_{16} TxD₀/P1₃ switch bit: bit 2 at address AC₁₆ TxD₁/P1₇ switch bit: bit 3 at address AC₁₆

Note: The TxD_i pin outputs "H" level while transmission is not performed after the UARTi's operating mode is selected.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.1 Transfer rate (Frequency of transfer clock)

The transfer rate is determined by the BRGi (addresses 31_{16} , 39_{16}).

When "n" is set into BRGi, BRGi divides the count source frequency by (n + 1). The BRGi's output is further divided by 16, and the resultant clock becomes the transfer clock. Accordingly, "n" is expressed by the following formula.

$$n = \frac{F}{16 \times B} - 1$$

- n: Value set in BRGi (0016 to FF16)
- F: BRGi's count source frequency (Hz)
- B: Transfer rate (bps)

An internal clock or an external clock can be selected as the BRGi's count source with the internal/external clock select bit (bit 3 at addresses 30_{16} , 38_{16}). When an internal clock is selected, the clock selected with the BRG count source select bits (bits 0 and 1 at addresses 34_{16} , $3C_{16}$) becomes the BRGi's count source. When an external clock is selected, the clock input to the CLK_i pin becomes the BRGi's count source. Be sure to set the same transfer rate for both transmitter and receiver sides. Tables 11.4.3 and 11.4.4 list the setting examples of transfer rate.

Each of the values, listed in these tables, realizes the actual transfer rate of which error toward an ideal transfer rate is within 1 %.

Transfer	f_{sys} = 19.6608 MHz			$f_{sys} = 20 \text{ MHz}$		
	BRGi's	BRGi's set	Actual time	BRGi's	BRGi's set	Actual time
rate (bps)	count source	value: n (Note)	(bps)	count source	value: n (Note)	(bps)
300	f 64	63 (3F16)	300.00	f 64	64 (4016)	300.48
600	f 16	127 (7F ₁₆)	600.00	f 16	129 (8116)	600.96
1200	f 16	63 (3F16)	1200.00	f 16	64 (4016)	1201.92
2400	f 16	31 (1F16)	2400.00			
4800	f ₂	127 (7F16)	4800.00	f2	129 (8116)	4807.69
9600	f2	63 (3F16)	9600.00	f2	64 (4016)	9615.38
14400	f2	42 (2A16)	14288.37	f2	42 (2A16)	14534.88
19200	f ₂	31 (1F16)	19200.00			
31250				f2	19 (1316)	31250.00
38400	f2	15 (0F16)	38400.00			

Table 11.4.3 Setting examples of transfer rate (1)

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = "00₂."

Table 11.4.4 Setting examples of transfer rate (2)

Transfer	f _{sys} = 15.9744 MHz			f _{sys} = 16 MHz		
	BRGi's	BRGi's set	Actual time	BRGi's	BRGi's set	Actual time
rate (bps)	count source	value: n (Note)	(bps)	count source	value: n (Note)	(bps)
300	f 64	51 (3316)	300.00	f 64	51 (3316)	300.48
600	f 16	103 (6716)	600.00	f 16	103 (6716)	600.96
1200	f 16	51 (3316)	1200.00	f 16	51 (3316)	1201.92
2400	f2	207 (CF ₁₆)	2400.00	f2	207 (CF ₁₆)	2403.85
4800	f2	103 (6716)	4800.00	f2	103 (6716)	4807.69
9600	f2	51 (3316)	9600.00	f2	51 (3316)	9615.38
14400	f2	34 (2216)	14262.86			
19200	f2	25 (1916)	19200.00	f2	25 (1916)	19230.77
31250	f2	15 (0F16)	31200.00	f2	15 (0F16)	31250.00
38400	f2	12 (0C ₁₆)	38400.00	f2	12 (0C ₁₆)	38461.51

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = "002."

11.4 Clock asynchronous serial I/O (UART) mode

Error-permitted range of transfer baud

During reception, the receive data input to the RxD_i pin is taken at the rising edge of the transfer clock. (Refer to section "**11.4.6 Receive operation.**") Accordingly, in order to receive data correctly, the stop bit must be input when the transfer clock of one-set receive data rises last. Figure 11.4.1 shows the relationship between the transfer clock and receive data.




Fig. 11.4.1 Relationship between transfer clock and receive data

Accordingly, the transfer rate of the receiver and transmitter sides must satisfy the following formula in order to receive data correctly.

$$\left(\frac{1}{Bt}X (b-1) + \frac{1}{F}\right) < \left(\frac{1}{Br}X (b-0.5) + \frac{1}{F}\right) < \left(\frac{1}{Bt}X b\right)$$

- Br: Transfer rate on receiver side (bps)
- Bt: Transfer rate on transmitter side (bps)
- F : BRGi's count source frequency on receiver side (Hz)
- b : Entire bit number of one-set data
 - (ex: 12 bits in the case of 1ST-8DATA-1PAR-2SP; See Figure 11.4.2.)

Be sure to satisfy the above formula, and set the timing with enough margin. Also, the user shall make sufficient evaluation before actually using it.

11.4.2 Transfer data format

The transfer data format can be selected from formats shown in Figure 11.4.2. Bits 4 to 6 at addresses 30₁₆ and 38₁₆ select the transfer data format. (See Figure 11.2.2.) Set the same transfer data format for both transmitter and receiver sides.

Figure 11.4.3 shows an example of transfer data format. Table 11.4.5 lists each bit in transmit data.




Fig. 11.4.2 Transfer data format




Fig. 11.4.3 Example of transfer data format

Table 11.4.5 Each bit in transmit data

Name	Functions
ST	"L" signal equivalent to 1 character bit. This is added immediately before the character
Start bit	bits. It indicates start of data transmission.
DATA	Transmit data which is set in the UARTi transmit buffer register.
Character bit	
PAR	A signal that is added immediately after the character bits in order to improve data
Parity bit	reliability. The level of this signal changes according to selection of odd/even parity
	in such a way that the sum of "1"s in the sum of this bit and character bits is always
	an odd or even number.
SP	"H" level signal equivalent to 1 or 2 character bits. This is added immediately after
Stop bit	the character bits (or parity bit when parity is enabled). It indicates completion of
	data transmission.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.3 Method of transmission

Figure 11.4.4 shows an initial setting example for relevant registers when transmitting.

The difference depending on the transfer data length (7 bits, 8 bits, or 9 bits) is the transmit data's length only. When selecting a 7- or 8-bit data length, be sure to set the transmit data into the low-order byte of the UARTi transmit buffer register. When selecting a 9-bit data length, be sure to set the transmit data into the low-order byte of the low-order byte and bit 0 of the high-order byte.

Transmission is started when all of the following conditions (1) to 3) are satisfied:

① Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0").

② Transmit is enabled (transmit enable bit = "1").

③ The $\overline{\text{CTS}}_i$ pin's input level is "L" (when the $\overline{\text{CTS}}$ function selected).

Note: When the $\overline{\text{CTS}}$ function is not selected, condition ③ is ignored.

By connecting the $\overline{\text{RTS}}_i$ pin (receiver side) and $\overline{\text{CTS}}_i$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section **"11.4.6 Receive operation."**

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.4.5 shows writing data after transmission is started, and Figure 11.4.6 shows detection of transmit completion.




Fig. 11.4.4 Initial setting example for relevant registers when transmitting




Fig. 11.4.5 Write operation of data after transmission start




Fig. 11.4.6 Detect operation of transmit completion

11.4 Clock asynchronous serial I/O (UART) mode

11.4.4 Transmit operation

When the receive conditions described in section "11.4.3 Method of transmission" have been satisfied, a transfer clock is generated, and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed.

•The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.

- •The transmit buffer empty flag is set to "1."
- •The transmit register empty flag is cleared to "0."
- •A UARTi transmit interrupt request occurs, and the interrupt request bit is set to "1."

The transmit operations are described below:

- Data in the UARTi transmit register is transmitted from the TxD_i pin.
- ^② This data is transmitted bit by bit sequentially in order of ST→DATA (LSB)→•••→DATA (MSB)→PAR →SP according to the transfer data format.
- ③ The transmit register empty flag is set to "1" at the center of the stop bit (or the second stop bit if 2 stop bits selected). This indicates completion of transmission. Additionally, whether the transmit conditions for the next data are satisfied or not is examined.

When the transmit conditions for the next data are satisfied in step ③, the start bit is generated following the stop bit, and the next data is transmitted. When performing transmission continuously, be sure to set the next transmit data in the UARTi transmit buffer register during transmission (i.e. when the transmit register empty flag = "0"). When the transmit conditions for the next data are not satisfied, the TxD_i pin outputs "H" level and the transfer clock stops.

Figures 11.4.7 and 11.4.8 show examples of transmit timing when the transfer data length = 8 bits, and Figure 11.4.9 shows an example of transmit timing when the transfer data length = 9 bits.




Fig. 11.4.7 Example of transmit timing when transfer data length = 8 bits (when parity enabled, 1 stop bit selected, $\overline{\text{CTS}}$ function not selected)




Fig. 11.4.8 Example of transmit timing when transfer data length = 8 bits (when parity enabled, 1 stop bit and selecting $\overline{\text{CTS}}$ function selected)




Fig. 11.4.9 Example of transmit timing when transfer data length = 9 bits (when parity disabled, 2 stop bits selected, $\overline{\text{CTS}}$ function not selected)

11.4.5 Method of reception

Figure 11.4.10 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (① and ②) have been satisfied:

- 1 Reception is enabled (receive enable bit = "1").
- ^② The start bit (its falling edge) is detected.

By connecting the $\overline{\text{RTS}_i}$ pin (receiver side) and $\overline{\text{CTS}_i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "**11.4.6 Receive operation.**" When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer

to "CHAPTER 6. INTERRUPTS."

Figure 11.4.11 shows processing after reception is completed.

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.10 Initial setting example for relevant registers when receiving

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.11 Processing after reception is completed

11.4 Clock asynchronous serial I/O (UART) mode

11.4.6 Receive operation

When the receive enable bit is set to "1," the UARTi enters the receive-enabled state. Then, reception will start when ST ('s falling edge) is detected and a transfer clock is generated.

If the $\overline{\text{RTS}}$ function selected, when connecting the $\overline{\text{RTS}}$ pin to the $\overline{\text{CTS}}$ pin of the transmitter side, the timing of transmission and that of reception can be matched. If the $\overline{\text{RTS}}$ function selected, the $\overline{\text{RTS}}$ pin's output level becomes as described below.

When the receive enable bit = "0," if one of the following is performed, the $\overline{\text{RTS}}_i$ pin's output level becomes "L" and informs of the transmitter side that reception has become enabled:

• The receive enable bit is set to "1."

• The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit = "1," if the low-order byte of the UARTi receive buffer register is read out, the $\overline{RTS_i}$ pin's output level becomes "L."

Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the $\overline{\text{RTS}}$ output level does not become "L" until the receive data is read out.

When reception has started, the $\overline{\text{RTS}_i}$ pin's output level becomes "H."

Figure 11.4.12 shows a connection example.




Fig. 11.4.12 Connection example

The receive operation is described below.

- ① The signal input to the RxD_i pin is taken into the most significant bit of the UARTi receive register, synchronously with the transfer clock's rising edge.
- ^② The contents of the UARTi receive register are shifted, bit by bit, to the right.
- ③ Steps ① and ② are repeated at each rising edge of the transfer clock.
- ④ When one set of data has been prepared, in other words, when the shift operation has been performed several times according to the selected data format, the UARTi receive register's contents are transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with step ④, the receive complete flag is set to "1." Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

The receive complete flag is cleared to "0" when the low-order byte of the UARTi receive buffer register has been read out. Figure 11.4.13 shows an example of receive timing when the transfer data length = 8 bits.

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.13 Example of receive timing when transfer data length = 8 bits (when parity disabled, 1 stop bit and $\overline{\text{RTS}}$ function selected)

11.4 Clock asynchronous serial I/O (UART) mode

11.4.7 Processing on detecting error

In the UART mode, 3 types of errors can be detected. Each error can be detected when the data in the UARTi receive register is transferred to the UARTi receive buffer register, and the corresponding error flag is set to "1." When any error occurs, the error sum flag is set to "1." Accordingly, presence of errors can be judged by using the error sum flag.

Table 11.4.6 lists the conditions for setting each error flag to "1" and method to clear it to "0." Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit = "1"), the UARTi receive interrupt request bit is set to "1" only when each error has occurred. When the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), the UARTi receive interrupt request bit is set to "1" when reception has been completed or when a framing or parity error has occurred. (Even when an overrun error has occurred, this bit does not change).

Error flag	Conditions for setting	Method to clear
Overrun error flag	When the next data is prepared in the	• Clear the receive enable bit to "0."
	UARTi receive register with the receive	
	complete flag = "1" (i.e. data is present	
	in the UARTi receive buffer register). In	
	other words, when the next data is	
	prepared before the contents of the UARTi	
	receive buffer register are read out (Note).	
Framing error flag	When the number of detected stop bits	• Clear the receive enable bit to "0."
	does not match the set number of stop	• Read out the low-order byte of the UARTi
	bits.	receive buffer register.
Parity error flag	When the sum of "1"s in the sum of the	• Clear the receive enable bit to "0."
	parity bit and character bits does not match	• Read out the low-order byte of the UARTi
	the set number of "1"s.	receive buffer register.
Error sum flag	When any error listed above has occurred.	Clear the all error flags, which are
		overrun, framing and parity error flags.

Table 11.4.6 Conditions for setting each error flag to "1" and method to clear it to "0"

Note: The next data is written into the UARTi receive buffer register.

When an error occurs during reception, be sure to initialize the error flag and the UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to an error which has occurred on the receiver side during transmission, be sure to set the UARTi transmit buffer register again, and then perform the retransmission.

The method to initialize the UARTi receive buffer register and that to set the UARTi transmit buffer register again are described below.

(1) Method to initialize UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- ② Set the receive enable bit to "1" again (reception enabled).

(2) Method to set UARTi transmit buffer register again

- Clear the serial I/O mode select bits to "0002" (serial I/O invalid).
- 2 Set the serial I/O mode select bits again.
- ③ Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

11.4.8 Sleep mode

This mode is used to transfer data between the specified microcomputers, which are connected by using UARTi. The sleep mode is selected by setting the sleep select bit (bit 7 at addresses 30_{16} , 38_{16}) to "1" when receiving.

In the sleep mode, receive operation is performed when the MSB (D_8 when the transfer data = 9-bit length, D_7 when it is 8-bit length, D_6 when it is 7-bit length) of the receive data is "1." Receive operation is not performed when the MSB is "0." (The UARTi receive register's contents are not transferred to the UARTi receive buffer register. Additionally, the receive complete flag and each error flag do not change, and no UARTi receive interrupt request occurs.)

The following shows an usage example of the sleep mode when the transfer data = 8-bit length.

- ① Be sure to set the same transfer data format for the master and slave microcomputers. Additionally, be sure to select the sleep mode for the slave microcomputers.
- $\ensuremath{\textcircled{@}}$ Then, transmit the data, of which structure is as follows, from the master microcomputer:

• Bit 7 = "1"

- Bits 6 to 0 indicate the address of the slave microcomputer to be communicated
- ③ Each slave microcomputer receives the data described in step ②. (At this time, a UARTi receive interrupt request occurs.)
- ④ Be sure to check for each slave microcomputer, in the interrupt routine, whether bits 6 to 0 of the receive data match its own address.
- (5) For the slave microcomputer of which address matches bits 6 to 0 of the receive data, terminate the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)
 Description stand (2) to (2) the microcomputer which performs transfer is precified.
- By performing steps 2 to 5, "the microcomputer which performs transfer" is specified.
- ⑤ Transmit the data of which bit 7 = "0" from the master microcomputer. (Only one slave microcomputer specified in steps ② to ⑤ can receive this data. The other microcomputers do not receive this data.)
- ⑦ By repeating step ⑥, continuous transfer can be performed between two specific microcomputers. When communicating with another slave microcomputer, perform steps ② to ⑤ in order to specify the new slave microcomputer.




Fig. 11.4.14 Sleep mode

[Precautions for clock asynchronous serial I/O (UART) mode]

[Precautions for clock asynchronous serial I/O (UART) mode]

- 1. When separating CTS_i/RTS_i, the CLK_i pin cannot be used. Accordingly, when separating CTS_i/RTS_i in UART mode, be sure to select an internal clock.
- 2. Writing to the UARTi baud rate register (BRGi) must be performed while transmission/reception halts.
- 3. When transmitting, be sure to clear the TxD₀/P1₃ or TxD₁/P1₇ switch bit (bits 2, 3 at address AC₁₆) to "0."

CHAPTER 12 A-D CONVERTER

- 12.1 Overview
- 12.2 Block description
- 12.3 A-D conversion method
- 12.4 Absolute accuracy and Differential non-linearity error
- 12.5 Comparison voltage in 8-bit resolution mode
- 12.6 Comparator function
- 12.7 One-shot mode
- 12.8 Repeat mode
- 12.9 Single sweep mode
- 12.10 Repeat sweep mode 0

[Precautions for A-D converter]

12.1 Overview

12.1 Overview

The A-D conversion is performed in the 8-bit resolution mode or the 10-bit resolution mode. Also, the input voltage can be compared with the set value by using the A-D converter (in other words, the comparator function). Whether to perform the A-D conversion or comparison can be selected for each pin.

* In chapter 12, the operations common to the A-D converter's functions (8-bit resolution, 10-bit resolution, comparator) are simply referred to as "operation."

Table 12.1.1 lists the performance specifications of the A-D converter.

Item	ו		Performance specifications
A-D conversion method		Successive approximation	n conversion method
Resolution		Either of 8-bit or 10-bit res	solution can be selected by software.
Absolute accuracy		8-bit resolution mode	: ±2 LSB
		10-bit resolution mode	: ±3 LSB
Analog input pin (Note)		5 pins (ANo to AN4)	
Conversion rate per analog input pin		8-bit resolution mode	: 49 ϕ_{AD} cycles
		10-bit resolution mode	: 59 ϕ_{AD} cycles
Comparator function	Comparison operation	Comparison between the	set value and analog input voltage
	Comparison rate per	14 <i>ø</i> AD cycles	
	analog input pin		

Table 12.1.1 Performance specifications of A-D converter

 ϕ_{AD} : A-D converter's operation clock

Note: For each of analog input pin AN_i (i = 0 to 4), whether to use pin AN_i as an input pin of the A-D converter or as that of the comparator can be selected by using the comparator function select register 0 (address DC₁₆).

(1) 8-bit resolution mode

The input voltage from pin AN_i (i = 0 to 4) is A-D converted, and the 8-bit A-D conversion result is stored in A-D register i. (Refer to sections "12.3 A-D conversion method" and "12.5 Comparison voltage in 8-bit resolution mode.")

(2) 10-bit resolution mode

The input voltage from pin AN_i is A-D converted, and the 10-bit A-D conversion result is stored in A-D register i. (Refer to section "12.3 A-D conversion method.")

(3) Comparator function

The 8-bit value which has been set in A-D register i is compared with the voltage input from pin AN_i ; and then, the result of comparison is stored into the AN_i pin comparator result bit. (Refer to section **"12.6 Comparator function."**)

(4) Operation modes

The A-D converter is equipped with the following 4 modes. The A-D conversion and comparison (in other words, the comparator function) are performed in the same operation modes.

One-shot mode

This mode is used to perform the operation once for a voltage input from one selected analog input pin.

■ Repeat mode

This mode is used to perform the operation repeatedly for a voltage input from one selected analog input pin.

■ Single sweep mode

This mode is used to perform the operation for voltages input from multiple selected analog input pins, one at a time.

■ Repeat sweep mode 0

This mode is used to perform the operation repeatedly for voltages input from multiple selected analog input pins.

12.2 Block description

12.2 Block description

Figure 12.2.1 shows the block diagram of the A-D converter. Registers relevant to the A-D converter are described below.





Fig. 12.2.1 Block diagram of A-D converter

12.2 Block description

12.2.1 A-D control registers 0, 1

Figures 12.2.2 and 12.2.3 show the structures of the A-D control registers 0 and 1.

Bit	Bit name	Function		At reset	R/W
0	Analog input pin select bits (Valid in the one-shot and repeat	^{b2 b1 b0} 0 0 0 : AN₀ is selected. 0 0 1 : AN₁ is selected.		Undefined	RW
1	modes.) (Note 1)	$\begin{array}{l} 0 \ 1 \ 0 : \ AN_2 \ \text{is selected.} \\ 0 \ 1 \ 1 : \ AN_3 \ \text{is selected.} \\ 1 \ 0 \ 0 : \ AN_4 \ \text{is selected.} \end{array} \tag{Note 2} \\ \begin{array}{l} \textbf{(Note 2)} \\ \textbf{(Note 3)} \end{array}$		Undefined	RW
2		1 0 1 : Do not select. 1 1 0 : Do not select. 1 1 1 : Do not select.		Undefined	RW
3	A-D operation mode select bits	0 0 : One-shot mode 0 1 : Repeat mode		0	RW
4		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0		0	RW
5	Fix this bit to "0."			0	RW
6	A-D conversion start bit	0 : A-D conversion halts. 1 : A-D conversion starts.		0	RW (Note 4
7	A-D conversion frequency (ϕ_{AD}) select bit 0	See Table 12.2.1.		0	RW
2: 3: 4:	When using pin AN ₃ , be sure that the D-A ₀ When using pin AN ₄ , be sure that the D-A ₁ When writing to this bit, use the MOVM (M	pit 6) of the A-D control register 0 must be per	' (output disa ' (output disa	abled). abled).	converte



12.2 Block description


-D co	ntrol register 1 (Address 1F ₁₆)	0	0	
Bit	Bit name	Function	At reset	R/W
0	A-D sweep pin select bits (Valid in the single sweep mode and	^{b1 b0} 0 0 : Pins AN₀ and AN₁ (2 pins) 0 1 : Pins AN₀ to AN₃ (4 pins) (Note 2)	Undefined	RW
1	, C I		Undefined	RW
2	Fix this bit to "0."		0	RW
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW
5	Fix this bit to "0."		0	RW
6	VREF connection select bit (Note 4)	0 : Pin VREF is connected. 1 : Pin VREF is disconnected.	0	RW
7	The value is "0" at reading.		0	_

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

3: When using pin AN₄, be sure that the D-A₁ output enable bit (bit 1 at address 96_{16}) = "0" (output disabled).

4: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 µs or more has elapsed.

5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.



(1) Analog input pin select bits (bits 0 to 2 at address $1E_{16}$)

These bits are used to select an analog input pin in the one-shot mode or repeat mode. Pins which are not selected as analog input pins serve as programmable I/O port pins.

Also, these bits must be specified again if the user switches the operation mode to the one-shot mode or repeat mode after the operation is performed in the single sweep mode or repeat sweep mode 0.

(2) A-D operation mode select bits (bits 3 and 4 at address $1E_{16}$)

These bits are used to select the operation mode of the A-D converter.

(3) A-D conversion start bit (bit 6 at address 1E₁₆)

Setting this bit to "1" generates a trigger, causing the A-D converter to start its operation. Clearing this bit to "0" causes the A-D converter to halt its operation.

In the one-shot mode or single sweep mode, this bit is cleared to "0" when the operation is completed. In the repeat mode or repeat sweep mode 0, the A-D converter continues its operation until this bit is cleared to "0" by software.

(4) A-D conversion frequency (ϕ_{AD}) select bit 0 (bit 7 at address 1E₁₆), A-D conversion frequency (ϕ_{AD}) select bit 1 (bit 4 at address 1F₁₆)

These bits are used to select the operation clock (ϕ_{AD}) of the A-D converter. Table 12.2.1 lists the conversion time per one analog input pin.

Since the A-D converter's comparator consists of capacity coupling amplifiers, be sure to keep that $\phi_{AD} \ge 250$ kHz while the A-D converter is active.

					Conv	version time (μs) (N	ote)
A-D conversion	A-D conversion			f _{sys} = 20 MHz			
frequency (ϕ_{AD}) select bit 1	frequency (ϕ_{AD}) select bit 0	ϕ ad	8-bit resolution	10-bit resolution	Comparator		
Select bit 1			mode	mode	function		
0	0	f ₂ divided by 4	19.60	23.60	5.60		
0	1	f ₂ divided by 2	9.80	11.80	2.80		
1	0	f2	4.90	5.90	1.40		
1	1	f ₁	2.45	Do not select.	0.70		

Table 12.2.1 Conversion time per one analog input pin

Note: This applies when the peripheral devices' clock select bits 0, 1 (bits 6, 7 at address BC₁₆) = "00₂."

(5) A-D sweep pin select bits (bits 0 and 1 at address 1F₁₆)

These bits are used to select analog input pins in the single sweep mode or repeat sweep mode 0. Pins which are not selected as analog input pins serve as programmable I/O port pins or as I/O pins of other internal peripheral devices, which are multiplexed.

(6) Resolution select bit (bit 3 at address 1F₁₆)

This bit is used to select a resolution.

(7) V_{REF} connection select bit (bit 6 at address $1F_{16}$)

When the A-D converter is not used, this bit is used to disconnect the resistor ladder network of the A-D converter from the reference voltage input pin (V_{REF}).

When the resistor ladder network is disconnected from pin V_{REF} , the current is not flowed from pin V_{REF} to resistor ladder network. Accordingly, the power dissipation can be saved.

When this bit changes from "1" (VREF disconnected) to "0" (VREF connected), start of the operation must be 1 μs or more later.

12.2 Block description

12.2.2 A-D register i (i = 0 to 4)

Figure 12.2.4 shows the structure of the A-D register i. When the A-D conversion is completed, the conversion result (contents of the successive approximation register) is stored into this register. When the comparator function is selected, the value to be compared is stored in this register.

Each A-D register i corresponds to an analog input pin (ANi).

-	ister 0 (Addresses 2116, 2016) ister 1 (Addresses 2316, 2216)				
-	ister 2 (Addresses 2516, 2216)	(b15)	(b8)		
-	ister 3 (Addresses 2716, 2616)	b7	b0 b7		b0
-	ister 4 (Addresses 2916, 2816)				
Bit		Function		At reset	R/W
7 to 0	Reads an A-D conversion result.			Undefined	RO
15 to 8	The value is "0" at reading.			0	-
A-D reg A-D reg A-D reg A-D reg	en 10-bit resolution mode is se ister 0 (Addresses 21 ₁₆ , 20 ₁₆) ister 1 (Addresses 23 ₁₆ , 22 ₁₆) ister 2 (Addresses 25 ₁₆ , 24 ₁₆) ister 3 (Addresses 27 ₁₆ , 26 ₁₆) ister 4 (Addresses 29 ₁₆ , 28 ₁₆)	(b15) b7	(b8) b0 b7		b0
Bit		Function		At reset	R/W
9 to 0	Reads an A-D conversion result.			Undefined	RO
15 to 10	The value is "0" at reading.			0	-
	n comparator function is sele	cted			
A-D reg A-D reg A-D reg A-D reg	ster 0 (Addresses 21 ₁₆ , 20 ₁₆) ster 1 (Addresses 23 ₁₆ , 22 ₁₆) ster 2 (Addresses 25 ₁₆ , 24 ₁₆) ster 3 (Addresses 27 ₁₆ , 26 ₁₆) ster 4 (Addresses 29 ₁₆ , 28 ₁₆)	(b15) b7	(b8) b0 b7		b0
A-D reg A-D reg A-D reg A-D reg A-D reg	ster 1 (Addresses 2316, 2216) ster 2 (Addresses 2516, 2416) ster 3 (Addresses 2716, 2616)			At reset	
A-D reg A-D reg A-D reg A-D reg	ster 1 (Addresses 2316, 2216) ster 2 (Addresses 2516, 2416) ster 3 (Addresses 2716, 2616)	Function FF ₁₆ " can be set.	b0 b7	At reset Undefined	b0 R/W RO

Fig. 12.2.4 Structure of A-D register i

12.2 Block description

12.2.3 Comparator function select register 0, comparator result register 0

Figure 12.2.5 shows the structure of comparator function select register 0; Figure 12.2.6 shows the structure of comparator result register 0.

When the AN_i pin comparator function select bit is set to "1," the comparator function is selected. When the A-D conversion is performed, be sure to clear the corresponding bit to "0."

For details of the comparator function, refer to section "12.6 Comparator function."

iompa	rator function select register 0 (Add			
Bit	Bit name	Function	At reset	R/W
0	AN_0 pin comparator function select bit	0 : The comparator function is not selected.	0	RW
1	AN1 pin comparator function select bit	1 : The comparator function is selected.	0	RW
2	AN2 pin comparator function select bit		0	RW
3	AN ₃ pin comparator function select bit		0	RW
4	AN4 pin comparator function select bit		0	RW
7 to 5	Fix these bits to "000."		0	RW

Fig. 12.2.5 Structure of comparator function select register 0

Bit	Bit name	Function	At reset	R/W
0	AN ₀ pin comparator result bit	0 : The set value > The input level at pin AN	0	RW
1	AN1 pin comparator result bit	1 : The set value < The input level at pin AN	0	RW
2	AN2 pin comparator result bit		0	RW
3	AN ₃ pin comparator result bit		0	RW
4	AN4 pin comparator result bit		0	RW
7 to 5	Fix these bits to "000."		0	RW



12.2 Block description

12.2.4 A-D conversion interrupt control register

Figure 12.2.7 shows the structure of the A-D conversion interrupt control register. For details about interrupts, refer to **"CHAPTER 6. INTERRUPTS."**

	nversion interrupt control registe			
Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1	-	0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2	-	1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	Undefined (Note 1)	
7 to 4	Nothing is assigned.		Undefined	

Fig. 12.2.7 Structure of A-D conversion interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select an A-D conversion interrupt's priority level. When using an A-D conversion interrupt, be sure to select one of the priority levels (1 to 7). When an A-D conversion interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.")

To disable an A-D conversion interrupt, set these bits to "0002" (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when an A-D conversion interrupt request has occurred. This bit is automatically cleared to "0" when the A-D conversion interrupt request has accepted. This bit can be set to "1" or cleared to "0" by software.

12.2.5 Port P7 direction register

The A-D converter's input pins are multiplexed with the port P7 pins. When using these pins as A-D converter's input pins, be sure to clear the corresponding bits of the port P7 direction register to "0" in order to set these pins to the input mode. Figure 12.2.8 shows the correspondence between the port P7 direction register and the A-D converter's input pins.

ort P1	direction register (Address 11	6)		
Bit	Bit name	Function	At reset	R/W
0	Pin AN₀	0 : Input mode	0	RW
1	Pin AN ₁	1 : Output mode When using any of these pins as A-D converter's input pin, be sure to clear its corresponding bit to "0."	0	RW
2	Pin AN ₂		0	RW
3	Pin AN ₃ (Pin DA ₀) (Note 1)		0	RW
4	Pin AN4 (Pin DA1/INT3/RTPTRG0)		0	RW
	(Note 2)			
7 to 5	Nothing is assigned.		Undefined	_

3: The pins in () are I/O pins of other internal peripheral devices, which are multiplexed with the corresponding port P7 pins.

Fig. 12.2.8 Correspondence between port P7 direction register and A-D converter's input pins

12.3 A-D conversion method

12.3 A-D conversion method

The A-D converter compares the comparison voltage (V_{ref}), which is internally generated according to the contents of the successive approximation register, with the analog input voltage (V_{IN}), which is input from the analog input pin (AN_i). By reflecting the comparison result on the successive approximation register, V_{IN} is converted into a digital value. When a trigger is generated, the A-D converter performs the following processing:

 ① Determining bit 9 of the successive approximation register The A-D converter compares V_{ref} with V_{IN}. At this time, the contents of the successive approximation register is "10000000002" (initial value). Bit 9 of the successive approximation register depends on the comparison result as follows: When V_{ref} < V_{IN}, bit 9 = "1"

When $V_{ref} > V_{IN}$, bit 9 = "0"

② Determining bit 8 of the successive approximation register After setting bit 8 of the successive approximation register to "1," the A-D converter compares Vref with V_{IN}. Bit 8 depends on the comparison result as follows:

When $V_{ref} < V_{IN}$, bit 8 = "1" When $V_{ref} > V_{IN}$, bit 8 = "0"

③ Determining bits 7 to LSB of the successive approximation register
 Operation ② is performed for each of bits 7 to 0 in the 10-bit resolution mode.
 Operation ② is performed for each of bits 7 to 2 in the 8-bit resolution mode.
 When the LSB is determined, the contents of the successive approximation register (in order words, conversion result) are transferred to the A-D register i.

 V_{ref} is generated according to the latest contents of the successive approximation register. Table 12.3.1 lists the relationship between the successive approximation register's contents and V_{ref} . Tables 12.3.2 and 12.3.3 list the changes of the successive approximation register and V_{ref} during the A-D conversion, respectively. Figure 12.3.1 shows the ideal A-D conversion characteristics in the 10-bit resolution mode.

Successive approximation register's contents: n	V _{ref} (V)
0	0
1 to 1023	$\frac{V_{REF}}{1024} \times (n - 0.5)$

Table 12.3.1 Relationship between successive approximation register's contents and V_{ref}

VREF: Reference voltage

12.3 A-D conversion method

Table 12.3.2 Change of successive approximation register and V_{ref} during A-D conversion (8-bit resolution)

	Successive approximation register	Change of Vref
A-D converter halt	b9 b0 1 0 0 0 0 0 0 0	$\frac{V_{REF}}{2}$ [V]
1st comparison	1 0 0 0 0 0 0 0 0 0	$\frac{V_{REF}}{2} - \frac{V_{REF}}{2048} [V]$
2nd comparison ↓ 3rd comparison	n9 1 0 0 0 0 0 0 0 0 ▲ 1st comparison result n9 n8 1 0 0 0 0 0 0 0 ▲ 2nd comparison result	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} - \frac{V_{REF}}{2048} [V] \begin{pmatrix} \bullet_{n_9} = 1 & + \frac{V_{REF}}{4} \\ \bullet_{n_9} = 0 & - \frac{V_{REF}}{4} \end{pmatrix}$ $\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} - \frac{V_{REF}}{2048} [V] \begin{pmatrix} \bullet_{n_8} = 1 & + \frac{V_{REF}}{8} \\ \bullet_{n_8} = 0 & - \frac{V_{REF}}{8} \end{pmatrix}$:
:	E	:
¥ 8th comparison	n9 n8 n7 n6 n5 n4 n3 1 0 0	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} \pm \dots \pm \frac{V_{REF}}{256} - \frac{V_{REF}}{2048} $ [V]
Conversion completed	n9 n8 n7 n6 n5 n4 n3 n2 0 0	

Table 12.3.3 Change of successive approximation register and Vref during A-D conversion (10-bit resolution)

	Successive approximation register	Change of Vref
A-D converter halt	b9 b0 1 0 0 0 0 0 0 0 0 0 0	$\frac{V_{REF}}{2}$ [V]
1st comparison	1 0 0 0 0 0 0 0 0 0 0	$\frac{V_{REF}}{2} - \frac{V_{REF}}{2048} [V]$
2nd comparison ↓	n9 1 0	$\frac{V_{\text{REF}}}{2} \pm \frac{V_{\text{REF}}}{4} - \frac{V_{\text{REF}}}{2048} \left[V\right] \begin{pmatrix} \bullet_{\text{N}9} = 1 & +\frac{V_{\text{REF}}}{4} \\ \bullet_{\text{N}9} = 0 & -\frac{V_{\text{REF}}}{4} \end{pmatrix}$
ord comparison	n9 n8 1 0	$\frac{2}{2} \pm \frac{2}{4} \pm \frac{2}{2048} \pm \frac{\sqrt{\text{REF}}}{8} = \frac{\sqrt{\text{REF}}}{2048} \begin{bmatrix} V \end{bmatrix} \begin{bmatrix} -\frac{\sqrt{\text{REF}}}{4} \end{bmatrix}$
• :		
10th comparison	n9 n8 n7 n6 n5 n4 n3 n2 n1 1	$\frac{V_{\text{REF}}}{2} \pm \frac{V_{\text{REF}}}{4} \pm \frac{V_{\text{REF}}}{8} \pm \dots \pm \frac{V_{\text{REF}}}{1024} - \frac{V_{\text{REF}}}{2048} \text{ [V]}$
Conversion completed	n9 n8 n7 n6 n5 n4 n3 n2 n1 n0	2 7 3 1024 2040

12.3 A-D conversion method




Fig. 12.3.1 Ideal A-D conversion characteristics in 10-bit resolution mode

12.4 Absolute accuracy and Differential non-linearity error

The A-D converter's accuracy is described below. Refer to section "Appendix 10.4 A-D converter standard characteristics," also.

12.4.1 Absolute accuracy

The absolute accuracy is the difference expressed in the LSB between the actual A-D conversion result and the output code of an A-D converter with ideal characteristics. (See Figure 12.4.1 for more details.) The analog input voltage at measurement of the absolute accuracy is assumed to be the mid point of the analog input voltage width that outputs the same output code from an A-D converter with ideal characteristics. For example, in the case of the 10-bit resolution mode, when $V_{REF} = 5.12$ V, 1 LSB width is 5 mV, and 0 mV, 5 mV, 10 mV, 15 mV, 20 mV, ... are selected as the analog input voltages.

The absolute accuracy = ± 3 LSB indicates that when the analog input voltage is 25 mV, the output code expected from an ideal A-D conversion characteristics is "005₁₆," but the actual A-D conversion result is between "002₁₆" to "008₁₆."

The absolute accuracy includes the zero error and the full-scale error.

The absolute accuracy degrades when V_{REF} is lowered. Any of the output codes for analog input voltages in the range from V_{REF} to Vcc is " $3FF_{16}$."




Fig. 12.4.1 Absolute accuracy of A-D converter (10-bit resolution mode)

12.4 Absolute accuracy and Differential non-linearity error

12.4.2 Differential non-linearity error

The differential non-linearity error indicates the difference between the 1 LSB step width (the ideal analog input voltage width while the same output code is expected to output) of an A-D converter with ideal characteristics and the actual measured step width (the actual analog input voltage width while the same output code is output). (See Figure 12.4.2 for more details.) For example, in the case of the 10-bit resolution mode and $V_{REF} = 5.12$ V, the 1 LSB width of an A-D converter with ideal characteristics is 5 mV; but if the differential non-linearity error is ±1 LSB, the actual measured 1 LSB width is in the range from 0 to 10 mV.




Fig. 12.4.2 Differential non-linearity error (10-bit resolution mode)

12.5 Comparison voltage in 8-bit resolution mode

12.5 Comparison voltage in 8-bit resolution mode


In the 8-bit resolution mode, which is selected by the resolution select bit, the high-order 8 bits of the 10bit successive approximation register are treated as the A-D conversion result. Accordingly, when compared with the 8-bit A-D converter, a comparison reference voltage is different by $3V_{REF}/2048$. (Refer to the underlined portions in Table 12.5.1). The difference of the output code change point is generated as shown in Figure 12.5.1.

Table 12.5.1 Comparison voltage

	M37906's 8-bit resolution mode	8-bit A-D converter
Comparison voltage V _{ref}	$\frac{V_{REF}}{2^8} \times n - \frac{V_{REF}}{2^{10}} \times 0.5$	$\frac{V_{REF}}{2^8} \times n - \frac{V_{REF}}{2^8} \times 0.5$

 V_{REF} : Reference voltage

n : Contents of successive approximation register



12.6 Comparator function

12.6 Comparator function

By setting the AN_i pin comparator function select bit (See Figure 12.2.5.) to "1," the comparator function can be selected for each pin AN_i.

For pin AN_i where the comparator function is selected, the following comparison operation is performed.

- ① A 10-bit value (a set value), of which high-order 8 bits consist of the corresponding A-D register i (at an even-numbered address)'s contents and of which low-order 2 bits = "10₂," is D-A converted.
- ⁽²⁾ The result of the D-A conversion (that is to say, comparison voltage V_{ref}) is compared with an analog voltage input from an analog input pin.
- ③ The value to be stored into the AN_i pin comparator result bit (see Figure 12.2.6.) depends on the comparison result as follows:


When V_{ref} > analog input voltage, "0" is stored. When V_{ref} < analog input voltage, "1" is stored.

12.7 One-shot mode


In the one-shot mode, the operation for an input voltage from one selected analog input pin is performed once, and an A-D conversion interrupt request occurs at completion of the operation.

12.7.1 Settings for one-shot mode

Figures 12.7.1 and 12.7.2 show initial setting examples for related registers in the one-shot mode. When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to "CHAPTER 6. INTERRUPTS" for more details.



12.7 One-shot mode



12.7.2 One-shot mode operation

- ① The A-D converter starts its operation when the A-D conversion start bit is set to "1."
- The A-D conversion is completed after 49 cycles of *\phi*AD in the 8-bit resolution mode, or 59 cycles of *\phi*AD in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
 When the comparator function is selected, the comparison is completed after 14 cycles of *\phi*AD. Then, the result of the comparison is stored into the AN_i pin comparator result bit.
- ③ At the same time as step ②, the A-D conversion interrupt request bit is set to "1."
- ④ The A-D conversion start bit is cleared to "0," and the A-D converter halts.

Figure 12.7.3 shows the operation in the one-shot mode.




Fig. 12.7.3 Operation in one-shot mode

12.8 Repeat mode

12.8 Repeat mode

In the repeat mode, the A-D conversion for an input voltage from one selected analog input pin is performed repeatedly.

In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address 1E₁₆) remains set to "1" until it is cleared to "0" by software, and the A-D converter repeates its operation while the A-D conversion start bit = "1."

12.8.1 Settings for repeat mode

Figures 12.8.1 and 12.8.2 show initial setting examples for related registers in the repeat mode.





Fig. 12.8.1 Initial setting example for related registers in repeat mode (1)

12.8 Repeat mode






12.8 Repeat mode

12.8.2 Repeat mode operation

- ① The A-D converter starts its operation when the A-D conversion start bit is set to "1."
- ② The 1st A-D conversion is completed after 49 cycles of φ_{AD} in the 8-bit resolution mode, or 59 cycles of φ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
 When the comparator function is selected, the 1st comparison is completed after 14 cycles of φ_{AD}. Then, the result of the comparison is stored into the AN_i pin comparator result bit.
- ③ The A-D converter repeats its operation until the A-D conversion start bit is cleared to "0" by software. The conversion result is transferred to the A-D register i each time the conversion is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison is completed.

Figure 12.8.3 shows the operation in the repeat mode.



12.9 Single sweep mode

In the single sweep mode, the operation for the input voltages from multiple selected analog input pins are performed, one at a time. The operation is performed in ascending sequence from pin AN₀ to pin AN₇. An A-D conversion interrupt request occurs when the operations for all selected analog input pins are completed.

12.9.1 Settings for single sweep mode

Figures 12.9.1 and 12.9.2 show initial setting examples for related registers in the single sweep mode. When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to "CHAPTER 6. INTERRUPTS" for more details.





Fig. 12.9.1 Initial setting example for related registers in single sweep mode (1)

12.9 Single sweep mode



12.9.2 Single sweep mode operation

- ① The A-D converter starts its operation for the input voltage at pin AN₀ when the A-D conversion start bit is set to "1."
- ⁽²⁾ The A-D conversion for the input voltage at pin AN₀ is completed after 49 cycles of ϕ_{AD} in the 8bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin AN₀ is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN₀ pin comparator result bit.
- ③ The operations for all selected analog input pins are performed. In the 8-bit and 10-bit resolution modes, the conversion result is transferred to the corresponding A-D register i each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison for one pin is completed.
- ④ When step ③ is completed, the A-D conversion interrupt request bit is set to "1."
- ⑤ The A-D conversion start bit is cleared to "0," and the A-D converter halts.

Note that the operation time for pins AN_0 to AN_4 is equivalent to the time for 6 pins when the A-D sweep pin select bits (bits 1, 0 at address $1F_{16}$) = "10₂."

Figure 12.9.3 shows the operation in the single sweep mode.




Fig. 12.9.3 Operation in single sweep mode

12.10 Repeat sweep mode 0

12.10 Repeat sweep mode 0

In the repeat sweep mode, the A-D conversions for input voltages from multiple selected analog input pins are performed repeatedly. The A-D conversion is performed in ascending sequence from pin AN₀ to pin AN₇. In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address $1E_{16}$) remains set to "1" until it is cleared to "0" by software, and the A-D converter repeates its operation while the A-D conversion start bit = "1."

12.10.1 Settings for repeat sweep mode 0

Figures 12.10.1 and 12.10.2 show initial setting examples for related registers in the repeat sweep mode 0.




Fig. 12.10.1 Initial setting example for related registers in repeat sweep mode 0 (1)

12.10 Repeat sweep mode 0




Fig. 12.10.2 Initial setting example for related registers in repeat sweep mode 0 (2)

A-D CONVERTER

12.10 Repeat sweep mode 0

12.10.2 Repeat sweep mode 0 operation

- ① The A-D converter starts its operation for the input voltage at pin AN₀ when the A-D conversion start bit is set to "1."
- ⁽²⁾ The A-D conversion for the input voltage at pin AN₀ is completed after 49 cycles of ϕ_{AD} in the 8bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin AN₀ is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN₀ pin comparator result bit.
- ③ The operations for all selected analog input pins are performed. The conversion result is transferred to the correponding A-D register i each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison for one pin is completed.
- ④ The operations for all selected analog input pins are performed again.
- ⑤ The A-D converter repeates its operation until the A-D conversion start bit is cleared to "0" by software.

Note that the operation time for pins AN_0 to AN_4 is equivalent to the time for 6 pins when the A-D sweep pin select bits (bits 1, 0 at address $1F_{16}$) = "10₂."

Figure 12.10.3 shows the operation in the repeat sweep mode 0.




Fig. 12.10.3 Operation in repeat sweep mode 0

[Precautions for A-D converter]

[Precautions for A-D converter]

- 1. Be sure to clear the V_{REF} connection select bit to "0."
- 2. Writing to the following must be performed before a trigger is generated (in other words, while the A-D converter halts); this must be done independent of the operation mode of the A-D converter.
 - Each bit of the A-D control register 0, except bit 6
 - Each bit of the A-D control register 1
 - A-D register i (when the comparator function is selected)
 - Comparator function select register 0
 - Comparator result register 0

Especially, when any instruction which clears the V_{REF} connection select bit from "1" to "0" has been executed (in other words, the resistor ladder network is connected with pin V_{REF} by this instruction), an interval of 1 µs or more must be elapsed before occurrence of a trigger.

- 3. Reading from A-D register i (when the comparator function is selected) must be performed before occurrence of a trigger (in other words, while the A-D converter halts.). The value undefined at reading.
- 4. When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96_{16}) = "0" (output disabled). When using pin AN₄, be sure that the D-A₁ output enable bit (bit 1 at address 96_{16}) = "0" (output disabled).
- 5. Note that the operation time for pins AN₀ to AN₄ is equivalent to the time for 6 pins when the A-D sweep pin select bits (bits 1, 0 at address $1F_{16}$) = "10₂" in the single sweep mode and repeat sweep mode 0.
- 6. Refer to section "Appendix. 7 Countermeasures against noise" when using the A-D converter.

A-D CONVERTER

[Precautions for A-D converter]

MEMORANDUM

CHAPTER 13 **D-A CONVERTER**

- 13.1 Overview
- 13.2 Block description
- 13.3 D-A conversion method
- 13.4 Setting method
- 13.5 Operation description
- [Precautions for D-A converter]

D-A CONVERTER

13.1 Overview, 13.2 Block description

13.1 Overview

The M37906 is provided with two independent D-A converters of the R-2R type with 8-bit resolution. These D-A converters convert the values loaded in D-A register i (i = 0, 1) to analog voltages and output them from pin DA_i .

13.2 Block description

Figure 13.2.1 shows the block diagram of the D-A converter. The registers related to the D-A converter are described below.




Fig. 13.2.1 D-A converter block diagram

13.2.1 D-A control register

Figure 13.2.2 shows the structure of the D-A control register.

Pin DAi (i = 0, 1) serves as the analog voltage output pin of the D-A converter. Since pin DAi is equipped with no internal buffer amplifier, it is necessary to connect a buffer amplifier externally to pin DAi, if this pin is needed to be connected with a low-impedance load.

Pin DAi is multiplexed with an analog input pin, external interrupt input pin, and trigger input pin in the pulse output port mode. When any of the D-Ai output enable bits is set to "1" (output enabled), the corresponding pin is used only as pin DAi, not as any other multiplexed input/output pin (including a programmable I/O port pin).

)-A coi	ntrol register (Address 9616)		b7 b6 b5	D4 D3 D2	
Bit	Bit name	Function		At reset	R/W
0	D-A ₀ output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)		0	RW
1	D-A1 output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)		0	RW
7 to 2	Nothing is assigned.			Undefined	_

Notes 1: Pin DAi is multiplexed with an analog input pin, external interrupt input pin, and trigger input pin in the pulse output port mode. When a D-Ai output enable bit = "1" (in other words, output is enabled.), however, the corresponding pin cannot function as any other multiplexed input/output pin (including a programmable I/O port pin).
 2: When not using the D-A converter, he sure to clear this bit to "0."

2: When not using the D-A converter, be sure to clear this bit to "0."

Fig. 13.2.2 Structure of D-A control register

(1) D-Ai output enable bits (Bits 0, 1)

Setting any of the D-Ai output enable bits to "1" (output enabled) allows the corresponding pin DAi to output D-A converted analog voltage, regardless of the contents of the corresponding bits of the port P7 direction register.

13.2.2 D-A register i (i = 0, 1)

Each pin DA_i outputs the analog voltage corresponding to the value loaded in D-A register i. Figure 13.2.3 shows the structure of D-A register i.

D-A le	gister i (i = 0, 1) (Addresses 9816, 9916)		
Bit	Function	At reset	R/W
7 to 0	Any value in the range from 00 ₁₆ through FF ₁₆ can be set (Note), and this value will be D-A converted and will be output.	0	RW

Fig. 13.2.3 Structure of D-A register i


D-A CONVERTER

13.3 D-A conversion method

13.3 D-A conversion method

The reference voltage VREF is divided according to the value loaded in D-A register i, and it is output as an analog voltage from pin DAi.

Figure 13.3.1 shows the equivalent circuit diagram of the D-A converter.



13.4 Setting method, 13.5 Operation description

13.4 Setting method

Figure 13.4.1 shows an initial setting example of registers related to the D-A converter.




Fig. 13.4.1 Initial setting example of registers related to D-A converter

13.5 Operation description

When any of the D-Ai output enable bits is set to "1," the value loaded in D-A register i is converted to an analog voltage, and the analog voltage is output from pin DAi.

The relationship between analog output voltage V and value n, which has been loaded in D-A register i, can be expressed as follows :

V = VREF X $\frac{n}{256}$ (n = 0 to 255)

VREF : Reference voltage

D-A CONVERTER

[Precautions for D-A converter]

[Precautions for D-A converter]

- 1. Pin DAi is multiplexed with an analog input pin, external interrupt input pin, and trigger input pin in the pulse output port mode. When any of the D-Ai output enable bits is set to "1" (output enabled), the corresponding pin is used as pin DAi, not as any other multiplexed input/output pin (including a programmable I/O port pin).
- 2. When not using the D-A converter, be sure to do as follows:
 - Clear the D-A_i (i = 0, 1) output enable bit (bits 0, 1 at address 96₁₆) to "0."
 - Clear the contents of D-A register i (addresses 9816, 9916) to "0016."

CHAPTER 14 WATCHDOG TIMER

14.1 Block description14.2 Operation description[Precautions for watchdog timer]

14.1 Block description

The watchdog timer functions as follows:

- Detects a program runaway.
- At stop mode termination, measures a certain time after oscillation starts. (Refer to section "15.3 Stop mode.")

14.1 Block description

Figure 14.1.1 shows the block diagram of the watchdog timer, and registers relevant to the watchdog timer are described below.




Fig. 14.1.1 Block diagram of watchdog timer

14.1.1 Watchdog timer

Figure 14.1.2 shows the structure of the watchdog timer register.

The watchdog timer is a 12-bit counter where the count source which is selected with the watchdog timer frequency select bit (bit 0 at address 61₁₆) is counted down. A value of "FFF₁₆" is automatically set in the watchdog timer if any of the following conditions is satisfied. An arbitrary value cannot be set to the watchdog timer.

- When dummy data is written to the watchdog timer register. (See Figure 14.1.2.)
- When the most significant bit of watchdog timer becomes "0."
- When the STP instruction is executed. (Refer to section "15.3 Stop mode.")
- At reset

Vatchd	og timer register (Address 60 ₁₆)		b0
Bit	Function	At reset	R/W
7 to 0	Initializes the watchdog timer. When dummy data has been written to this register, the watchdog timer's value is initialized to "FFF16" (dummy data: 0016 to FF16).	Undefined	_

Fig. 14.1.2 Structure of watchdog timer register

14.1.2 Watchdog timer frequency select register

Figure 14.1.3 shows the structure of the watchdog timer frequency select register.

vatorie	log timer frequency select regis				
Bit	Bit name		Function	At reset	R/W
0	Watchdog timer frequency select bit	0 : Wf ₅₁₂ 1 : Wf ₃₂		0	RW
5 to 1	Nothing is assigned.			Undefined	_
6	Watchdog timer clock source select bits at STP termination	^{b7 b6} 0 0 : fX ₃₂ 0 1 : fX ₁₆		0	RW
7		1 0 : fX ₁₂₈ 1 1 : fX ₆₄		0	RW



(1) Watchdog timer frequency select bit (bit 0)

This bit is used to select a count source of the watchdog timer.

(2) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination. For details of the operation at stop mode termination, refer to section **"15.3 Stop mode."**

14.1 Block description

14.1.3 Particular function select register 2

When not using the watchdog timer, this register can be used to disable the watchdog timer. Figure 14.1.4 shows the structure of the particular function select register 2.

Particul	ar function select register 2 (Address 64 ₁₆)		
Bit	Function	At reset	R/W
7 to 0	Disables the watchdog timer. When values of "79 ₁₆ " and "50 ₁₆ " succeedingly in this order, the watchdog timer will stop its operation.	Undefined	_
• W • F No sto If a	er reset, this register can be set only once. Writing to this register requires the following procedure: /rite values of "7916" and "5016" to this register succeedingly in this order. or the above writing, be sure to use the MOVMB (MOVM when m = 1) instruction or the STAB (STA te that the following: if an interrupt occurs between writing of "7916" and next writing of "5016." the watch p its operation. ny of the following has been performed after reset, writing to this register is disabled from that time: this register is read out.		,

Fig. 14.1.4 Structure of particular function select register 2

In addition, even when the watchdog timer is disabled by this register, the watchdog timer can be active only at the stop mode termination if the external clock input select bit (bit 1 at address 62_{16}) = "0." (Refer to section "15.3 Stop mode.")

14.2 Operation description

The operations of the watchdog timer are described below.

14.2.1 Basic operation

- ① Watchdog timer starts counting down from "FFF16."
- ② When the watchdog timer's most significant bit becomes "0" (counted 2048 times), a watchdog timer interrupt request occurs. (See Table 14.2.1.)
- $\$ When the interrupt request occurs in above $\$, a value of "FFF16" is set to the watchdog timer.

A watchdog timer interrupt is a non-maskable interrupt. When a watchdog timer interrupt request is accepted, the processor interrupt priority level (IPL) is set to "1112."

Table 14.2.1 Occurrence interval of watchdog timer interrupt request

Watchdog timer	f(f _{sys})	= 20 MHz			
frequency select bit	Count source	Occurrence interval (Note)			
0	W f 512	52.43 ms			
1	Wf ₃₂	3.28 ms			

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = "00₂."

14.2 Operation description

Be sure to write dummy data to the watchdog timer register (address 60₁₆) before the most significant bit of the watchdog timer becomes "0." When writing to the watchdog timer is not performed owing to a program runaway and the watchdog timer's most significant bit becomes "0," a watchdog timer interrupt request occurs. This informs that a program runaway has occurred.

In order to reset the microcomputer when a program runaway has been detected, write "1" to the software reset bit (bit 6 at address 5E₁₆) in the watchdog timer interrupt routine.

Figure 14.2.1 shows an example of a program runaway detected by the watchdog timer.




Fig. 14.2.1 Example of program runaway detection by watchdog timer

14.2.2 Stop period

The watchdog timer stops its operation in any of the following cases: ① During Wait mode (Refer to section "15.4 Wait mode.") ② During Stop mode (Refer to section "15.3 Stop mode.")

When state ① has been terminated, the watchdog timer restarts counting from the state immediately before it stops its operation. For the watchdog timer's operation at termination of state ②, refer to section "14.2.3 Operation in stop mode."

14.2.3 Operations in stop mode

When the **STP** instruction has been executed, a value of "FFF₁₆" is set to the watchdog timer, and the watchdog timer stops its operation in the stop mode. Immediately after the stop mode termination, the watchdog timer operates as follows.

(1) When stop mode is terminated by hardware reset

Supply of ϕ_{CPU} and ϕ_{BIU} starts immediately after the stop mode termination, and the microcomputer performs "operation after reset." (Refer to "**CHAPTER 3. RESET.**") The watchdog timer frequency select bit becomes "0," and the watchdog timer starts counting of Wf₅₁₂ from "FFF₁₆."

(2) When stop mode is terminated by interrupt occurrence (with watchdog timer used) (Note)

Immediately after the stop mode termination, the watchdog timer starts counting the count source selected by the watchdog timer clock source select bits at STP termination (bits 6, 7 at address 61₁₆), starting from "FFF₁₆." It is independent of the watchdog timer frequency select bit (bit 0 at address 61₁₆). When the most significant bit of the watchdog timer becomes "0," supply of ϕ_{CPU} and ϕ_{BIU} starts. (At this time, no watchdog timer interrupt request occurs.)

When supply of ϕ_{CPU} and ϕ_{BIU} starts, the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source (Wf₃₂ or Wf₅₁₂), which was counted immediately before execution of the **STP** instruction, starting from "FFF₁₆."

Note: For the setting of the usage of the watchdog timer, refer to section "15.3 Stop mode."

(3) When stop mode is terminated by interrupt occurrence (with watchdog timer not used) (Note) Supply of ϕ_{CPU} and ϕ_{BIU} starts immediately after the stop mode termination, and the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source (Wf₃₂ or Wf₅₁₂), which was counted immediately before execution of the **STP** instruction, starting from "FFF₁₆."

Note: For the setting of the usage of the watchdog timer, refer to section "15.3 Stop mode."

[Precautions for watchdog timer]

[Precautions for watchdog timer]

- When dummy data has been written to address 60₁₆ with the 16-bit data length, writing to address 61₁₆ is simultaneously performed. Accordingly, when the user does not want to change the contents of the watchdog timer frequency select bit (bit 0 at address 61₁₆) and watchdog timer clock source select bits at STP termination (bits 6, 7 at address 61₁₆), be sure to write again the values which are currently set in these bits, simultaneously with writing to address 60₁₆.
- 2. When the STP instruction is executed, the watchdog timer stops its operation. If the STP instruction's code (31₁₆, 30₁₆) has accidentally been executed owing to a program runaway, the watchdog timer stops its operation. Therefore, in the system where the watchdog timer is used to detect a program runaway, we recommend that the STP instruction invalidity select bit (bit 0 at address 62₁₆) = "1." (STP instruction is invalid.) Refer to section "15.3 Stop mode."

CHAPTER 15 STOP AND WAIT MODES

- 15.1 Overview15.2 Block description15.3 Stop mode
- 15.4 Wait mode

15.1 Overview

When there is no need for operation of the central processing unit (CPU), the stop and wait modes are used to stop oscillation or internal clock. As a result, the power consumption can be saved. The microcomputer enters the stop mode when the **STP** instruction has been executed; the microcomputer enters the wait mode when the **WIT** instruction has been executed.

The stop and wait modes are terminated by an interrupt request occurrence or hardware reset.

Table 15.1.1 lists the states in the stop and wait modes and operations after these modes are terminated.

		15.1.1 Otat	•	modes and operation		mode	
		Item		When watchdog timer is not used	System clock is active.	System clock is inactive.	
			termination (See Figure 15.3.1.)	at termination (See Figure 15.3.1.)	(Bit 3 at address 6316 = "0")	(Bit 3 at address 6316 = "1")	
	Os	cillation	cillation Inactive.		Active.		
	PLL frequency multiplier		ncy multiplier Stopped.		Operates (Note 1).		
	фсри, фвіи		Inactive.		Inactive.		
	f _{sys} ,	clock ϕ_1 ,	Inactive.		Active.	Inactive.	
	f₁ t	o f 4096					
	Wf32, Wf512		Inactive.		Inactive.		
States		Timers A, B	Can operate only in th	e event counter mode.	Operates.	Can operate only in the	
Sta	ra					event counter mode.	
	periphe	Serial I/O	Can operate only whe	en an external clock is	Operates.	Can operate only when an	
	oeri		selected.			external clock is selected.	
		A-D converter	Stopped.		Operates.	Stopped.	
	Internal	D-A converter	Stopped.		Operates.	Stopped.	
	2	Watchdog timer	Stopped.		Stopped.		
		Pins	Retains the state at the $\ensuremath{\text{STP}}$	instruction execution.	Retains the state at the WIT	instruction execution.	
ation	Те	rmination due	Supply of ocpu, objustarts after a	Supply of ocpu, oblu starts	Supply of ocpu, obiu st	tarts immediately after	
emin	to ir	nterrupt request	certain time has been measured	immediately after termi-	termination.		
after t	000	currence	by using the watchdog timer.	nation (Note 2).			
Operation after termination	Те	rmination due	Operation after hardw	are reset	Operation after hardw	are reset	
Oper	to h	nardware reset					


Table 15.1.1 States in sto	p and wait modes and	operations after these	modes are terminated

Notes 1: This applies when the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "1."

2: See Table 15.3.2.

15.2 Block description

Figure 15.2.1 shows the block diagram of the clock generating circuit with the **STP** and **WIT** instructions. Also, registers relevant to these modes are described below.



STOP AND WAIT MODES

15.2 Block description

15.2.1 Particular function select register 0

Figure 15.2.2 shows the structure of the particular function select register 0, and Figure 15.2.3 shows the writing procedure for the particular function select register 0.

	lar function select register 0 (Ad		0 0 0)
Bit	Bit name	Function	At reset	R/W
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note)
1	External clcok input select bit	 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 	0	RW (Note)
7 to 2	Fix these bits to "000000."		0	RW

Note: Writing to these bits requires the following procedure:

• Write "5516" to this register. (The bit status does not change only by this writing.)

• Succeedingly, write "0" or "1" to each bit.

Also, use the **MOVMB** (MOVM when m = 1) instruction or **STAB** (STA when m = 1) instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Fig. 15.2.2 Structure of particular function select register 0

(1) STP instruction invalidity select bit (bit 0)

Setting this bit to "1" invalidates the **STP** instruction. When using the stop mode, be sure to clear this bit to "0."

Writing to this bit requires the following procedure:

• Write "5516" to address 6216.

• Succeedingly, write "0" or "1" to this bit. (See Figure 15.2.3.)

If an interrupt occurs between writing of 55_{16} " and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.


(2) External clock input select bit (bit 1)

When this bit = "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} is operationg. At the stop mode termination owing to an interrupt occurrence, the watchdog timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC₁₆) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of "55₁₆" to address 62₁₆. (See Figure 15.2.3.) Note that if an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64_{16}), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section **"15.3 Stop mode.**")



STOP AND WAIT MODES

15.2 Block description

15.2.2 Particular function select register 1

Figure 15.2.4 shows the structure of the particular function select register 1.

anicu	Ilar function select register 1 (Ad		0 0	1
Bit	Bit name	Function	At reset	R/W
0	STP-instruction-execution status bit	0 : Normal operation. 1 : STP instruction has been executed.	(Note 1)	RW (Note 2
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : WIT instruction has been executed.	(Note 1)	RW (Note 2
2	Fix this bit to "0".		0	RW
3	System clock stop select bit at WIT (Note 3)	 0 : In wait mode, system clock f_{sys} is active. 1 : In wait mode, system clock f_{sys} is stopped. 	0	RW
4	Fix this bit to "0".		0	RW
5	The value is "0" at reading.		0	_
6	Timer B2 clock source select bit (Valid in event counter mode)	0 : External signal input to the TB2 _{IN} pin is counted. 1 : fX ₃₂ is counted.	0	RW
7	The value is "0" at reading.		0	—

3: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is termin this bit must be cleared to "0" immediately.

Fig. 15.2.4 Structure of particular function select register 1

(1) STP-instruction-execution status bit (bit 0)

When the microcomputer enters the stop mode, this bit becomes "1," indicating that the **STP** instruction has been executed.

This bit becomes "0" at power-on reset. At hardware reset and software reset, this bit retains the value immediately before reset. Therefore, this bit is used for the following verification:

• Which of the power-on reset and hardware reset has been used to reset the system?

• Has the hardware reset been used for the stop mode termination?

This bit is cleared to "0" by writing "0" to this bit. Although, even when "1" is written to this bit, this bit does not change.

At the stop mode termination, be sure to clear this bit to "0" by software.

(2) WIT-instruction-execution status bit (bit 1)

When the microcomputer enters the wait mode, this bit becomes "1," indicating that the **WIT** instruction has been executed.

This bit becomes "0" at power-on reset. At hardware reset and software reset, this bit retains the value immediately before reset. Therefore, this bit is used for the following verification:

• Which of the power-on reset and hardware reset has been used to reset the system?

• Has the hardware reset been used for the wait mode termination?

This bit is cleared to "0" by writing "0" to this bit. Although, even when "1" is written to this bit, this bit does not change.

At the wait mode termination, be sure to clear this bit to "0" by software.

STOP AND WAIT MODES

15.2 Block description

15.2.3 Watchdog timer frequency select register

Figure 15.2.5 shows the structure of the watchdog timer frequency select register.

vatoric	log timer frequency select regis			
Bit	Bit name	Function	At reset	R/W
0	Watchdog timer frequency select bit	0 : Wf ₅₁₂ 1 : Wf ₃₂	0	RW
5 to 1	Nothing is assigned.		Undefined	_
6	Watchdog timer clock source select bits at STP termination	^{b7 b6} 0 0 : fX ₃₂ 0 1 : fX ₁₆	0	RW
7		1 0 : fX ₁₂₈ 1 1 : fX ₆₄	0	RW

Fig. 15.2.5 Structure of watchdog timer frequency select register

(1) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination. For details of the operation at stop mode termination, refer to section **"15.3 Stop mode."**

15.3 Stop mode

15.3 Stop mode

When the **STP** instruction has been executed, each of the oscillation and the PLL frequency multiplier's operation becomes inactive. This state is called "stop mode." (See Table 15.1.1)

In the stop mode, even when oscillation becomes inactive, the contents of the internal RAM can be retained if Vcc (the power source voltage) \geq V_{RAM} (RAM hold voltage). Furthermore, since the CPU and internal peripheral devices which use any of clocks f₁ to f₄₀₉₆, Wf₃₂, Wf₅₁₂ stop their operations, the power consumption can be saved.

The stop mode is terminated owing to an interrupt request occurrence or hardware reset.

When terminated owing to an interrupt request occurrence, an instruction can be executed immediately after termination if all of the following conditions are satisfied. (Refer to section "15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)."):

- An stable clock is input from the external. (The external clock input select bit (bit 1 at address 62₁₆) = "1.")
- The PLL frequency multiplier is not used. (The system clock select bit (bit 5 at address BC₁₆) = "0.")

When terminated owing to an interrupt request occurrence, an instruction will be executed after the oscillation stabilizing time has been measured by using the watchdog timer if any of the following conditions is satisfied. (Refer to section "15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)."):

- An oscillator is used. (The external clock input select bit (bit 1 at address 62₁₆) = "0.")
- The PLL frequency multiplier is used. (The system clock select bit (bit 5 at address BC₁₆) = "1.")

15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)

At the stop mode termination, execution of an instruction is started after a certain time has been measured by using the watchdog timer. (See Figure 15.3.1.)

- ① When an interrupt request occurs, an oscillator starts its operation. Also, when the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "1," the PLL frequency multiplier starts its operation. Simultaneously with this, each supply of clocks f_{sys} , ϕ_1 , f_1 to f_{4096} , Wf_{512} starts.
- ② By start of oscillation in ①, the watchdog timer starts its operation. Regardless of the watchdog timer frequency select bit (bit 0 at address 61₁₆), the watchdog timer counts a count source (fX₁₆ to fX₁₂₈), which is selected by the watchdog timer clock source select bits at STP termination (bits 7, 6 at address 61₁₆). This counting is started from a value of "FFF₁₆."
- ③ When the most significant bit (MSB) of the watchdog timer becomes "0," each supply of φ_{CPU}, φ_{BIU} starts. (At this time, no watchdog timer interrupt request occurs.) Also, the count source of the watchdog timer returns to the count source selected by the watchdog timer frequency select bits (in order words, Wf₃₂ or Wf₅₁₂).
- \circledast The interrupt request which occurred in \circledast is accepted.

For the watchdog timer, refer to "CHAPTER 14. WATCHDOG TIMER." Table 15.3.1 lists the interrupts which can be used to terminate the stop mode.

Table 15.3.1 Interrupts which can be used to terminate stop mode

•	•
Interrupt	Usage condition for interrupt request occurrence
$\overline{INT_i}$ interrupt (i = 3 to 7)	
Timer Ai interrupt ($i = 0$ to 2, 4, 9)	In event counter mode
Timer Bi interrupt (i = 0 to 2)	
UARTi transmit interrupt (i = 0, 1)	When an external clock is selected.
UARTi receive interrupt (i = 0, 1)	

Notes 1: When multiple interrupts are enabled, the stop mode is terminated owing to the interrupt request which occurs first.
2: For interrupts, refer to "CHAPTER 6. INTERRUPTS" and each peripheral device's chapter.

STOP AND WAIT MODES

15.3 Stop mode

Before executing the STP instruction, be sure to enable an interrupt which is to be used for the stop mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the STP instruction is executed. After oscillation starts (①), there is a possibility that each interrupt request occurs until the supply of ϕ_{CPU} , ϕ_{BIU} starts (③). The interrupt requests which occurred during this period are accepted in order of priority after the watchdog timer's MSB becomes "0." (When the level sense of an INTi interrupt is used, however, no interrupt request is retained. Therefore, if pin \overline{INT}_{i} is at the invalid level when the watchdog timer's MSB becomes "0," no interrupt request is accepted.) For an interrupt which has no need to be accepted, be sure to set its interrupt priority level to "0" (Interrupt disabled) before executing the STP instruction.

15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)

At the stop mode termination, an instruction is executed without use of the watchdog timer. (See Figure 15.3.1.)

① When an interrupt request occurs, clock input from pin X_{IN} starts. Simultaneously, supply of clocks f_{sys}, ϕ_1 , f₁ to f₄₀₉₆, Wf₃₂, Wf₅₁₂ starts.

- O Supply of ϕ_{CPU} , ϕ_{BIU} starts after the time listed in Table 15.3.2 has elapsed.
- ③ The interrupt request which occurred in ① is accepted.

until supply o	of фсри, фвій starts
Watchdog timer clock source select bits at STP termination (bits 7, 6 at address 61 ₁₆)	Time until supply of фсри and фви starts
00	fXIN X 19 cycles
01	fXIN X 11 cycles
10	fXIN X 67 cycles
11	fXIN X 35 cycles

Table 15.3.2 Time after stop mode is terminated

Before executing the **STP** instruction, be sure to set as follows:

■ Enable an interrupt which is to be used for the stop mode termination. Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the STP instruction is executed.

■ The external clock input select bit (bit 1 at address 62₁₆) = "1" (Note)

- The system clock select bit (bit 5 at address BC₁₆) = "0" (Note)
- Note: Simultaneously, the oscillation driver circuit between pins X_{IN} and X_{OUT} stops, and the output level at pin Xout is kept "H." (Refer to section "16.3 Stop of oscillation circuit.")

STOP AND WAIT MODES

15.3 Stop mode




Fig. 15.3.1 Stop mode terminate sequence owing to interrupt request occurrence

15.3 Stop mode

15.3.3 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the **STP** instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.

For reset, refer to "CHAPTER 3. RESET."

Also, the STP-instruction-execution status bit (bit 0 at address 63₁₆) is used for the following verification: • Which of the power-on reset and hardware reset has been used to reset the system?

• Has the hardware reset been used for the stop mode termination?

15.4 Wait mode

15.4 Wait mode

When the **WIT** instruction is executed, both of ϕ_{CPU} and ϕ_{BIU} become inactive. (The oscillation does not become inactive.) This state is called "wait mode." (See Table 15.1.1.)

In the wait mode, the power consumption can be saved with Vcc (the power source voltage) retained. When using no internal peripheral device in the wait mode, the power consumption can be saved furthermore since each of f_{sys} and internal peripheral device's operation clock can be inactive. (Refer to section "16.2 Stop of system clock in wait mode.")

The wait mode is terminated owing to an interrupt request occurrence or hardware reset. The wait mode terminate operation is described below.

15.4.1 Terminate operation at interrupt request occurrence

- ① When an interrupt request occurs, each supply of ϕ_{CPU} and ϕ_{BIU} starts.
- $\ensuremath{\textcircled{O}}$ The interrupt request which occurred in $\ensuremath{\textcircled{O}}$ is accepted.

Table 15.4.1 lists the interrupts which can be used for the wait mode termination.

Table 15.4.1 Interrupts which can be used for wait mode termination

Interrupt	Usage conditions for inte	rrupt request occurrences
Interrupt	System clock in action	System clock out of action
$\overline{INT_i}$ interrupt (i = 3 to 7)		
Timer Ai interrupt ($i = 0$ to 2, 4, 9)		In event counter mode
Timer Bi interrupt (i = 0 to 2)		
UARTi transmit interrupt (i = 0, 1)		When an external clock is selected.
UARTi receive interrupt (i = 0, 1)		
A-D conversion interrupt		Do not use.

Notes 1: When multiple interrupts are enabled, the wait mode is terminated owing to the interrupt request which occurs first.

2: For interrupts, refer to "CHAPTER 6. INTERRUPTS" and each peripheral device's chapter.

Before executing the **WIT** instruction, be sure to enable an interrupt which is to be used for the wait mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for termination, is higher than the processor interrupt priority level (IPL) of a routine where the **WIT** instruction is executed.

Also, when multiple interrupts in Table 15.4.1 are enabled, the wait mode is terminated owing to the interrupt request which occurs first.

15.4.2 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the **WIT** instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.

For reset, refer to "CHAPTER 3. RESET."

Also, the WIT-instruction-execution status bit (bit 1 at address 63_{16}) is used for the following verification:

- Which of the power-on reset and hardware reset has been used to reset the system?
- Has the hardware reset been used for the wait mode termination?

CHAPTER 16 POWER SAVING FUNCTIONS

- 16.1 Overview
- 16.2 Inactivity of system clock in wait mode
- 16.3 Stop of oscillation circuit
- 16.4 Pin VREF disconnection

POWER SAVING FUNCTIONS

16.1 Overview

This chapter explains the functions to save the power consumption of the microcomputer and the total system including the microcomputer.

16.1 Overview

Table 16.1.1 lists the overview of the power saving functions. Each of these functions saves the power consumption of the total system. The registers related to the power saving functions are explained in the following.

Item	Function	Reference
Inactivity of system clock in	In the wait mode, operating clocks for the internal peripheral	CHAPTER 15. STOP
wait mode	devices and f _{sys} can be inactive.	AND WAIT MODES
Stop of oscillation circuit	When a stable clock externally generated is used, the drive	CHAPTER 4. CLOCK
	circuit for oscillation between pins $X_{\ensuremath{\mathbb N}\xspace}$ and $X_{\ensuremath{\mathbb O}\xspace \xspace \xspace \xspace}$ and $X_{\ensuremath{\mathbb N}\xspace \xspace $	GENERATING CIRCUIT,
	(The output level at pin Xout is fixed to "H.")	Section 15.3 Stop mode
Pin VREF disconnection	The VREF input can be disconnected when the A-D converter	CHAPTER 12. A-D CONVERTER
	is not used	

Table 16.1.1 Overview of power saving functions

16.1.1 Particular function select register 0

Figure 16.1.1 shows the structure of the particular function select register 0, and Figure 16.1.2 shows the writing procedure for the particular function select register 0.

antiou	lar function select register 0 (Ad		0 0 0	
Bit	Bit name	Function	At reset	R/W
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note)
1	External clcok input select bit	 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 	0	RW (Note)
7 to 2	Fix these bits to "000000."		0	RW

• Succeedingly, write "0" or "1" to each bit.

Also, use the **MOVMB** (MOVM when m = 1) instruction or **STAB** (STA when m = 1) instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Fig. 16.1.1 Structure of particular function select register 0

(1) External clock input select bit (bit 1)

When this bit = "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} is operationg. Also, at the stop mode termination owing to an interrupt request occurrence, the watchdog timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "**16.3 Stop of oscillation circuit.**") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC₁₆) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of " 55_{16} " to address 62_{16} . (See Figure 16.1.2.) Note that if an interrupt occurs between writing of " 55_{16} " and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64_{16}), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section "**15.3 Stop mode.**")




Fig. 16.1.2 Writing procedure for particular function select register 0

16.1.2 Particular function select register 1

Figure 16.1.3 shows the structure of the particular function select register 1.

	ar function select register 1 (Ad			
Bit	Bit name	Function	At reset	R/W
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note 2
2	Fix this bit to "0."		0	RW
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW
4	Fix this bit to "0."		0	RW
5	The value is "0" at reading.		0	
6	Timer B2 clock source select bit (Valid in event counter mode.)	0 : External signal input to the TB2 _{IN} pin is counted. 1 : fX₃₂ is counted.	0	RW
7	The value is "0" at reading.		0	—

At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset.2: Even when "1" is written, the bit status will not change.

3: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.

Fig. 16.1.3 Structure of particular function select register 1

(1) System clock stop select bit at WIT (bit 3)

Setting this bit to "1" makes the following clocks inactive in the wait mode: the operating clocks for the internal peripheral devices and f_{sys} . (Refer to section "16.2 Inactivity of system clock in wait mode.")

POWER SAVING FUNCTIONS

16.2 Inactivity of system clock in wait mode

16.2 Inactivity of system clock in wait mode

In the wait mode, if there is not need to operate the internal peripheral devices, setting the system clock stop select bit at WIT (See Figure 16.1.3.) to "1" makes the following clocks inactive: the operating clocks for the internal peripheral devices and f_{sys} . This saves the power consumption of the microcomputer. Table 16.2.1 lists the states and operations in the wait mode and after this mode is terminated.

		Item	System clock is active. (bit 3 at address $63_{16} = 0$)	System clock is inactive. (bit 3 at address 6316 = 1)		
	Os	cillation	Active.			
	PLI	L frequency multiplier	Operates (Note).			
	фср	νυ, φвιυ	Inactive.			
	f _{sys}	, Clock φ1,	Active.	Inactive.		
	f₁ t	o f ₄₀₉₆				
States		32, Wf512	Inactive.			
Sta	devices	Timers A, B	Operates.	Can operate only in the event counter mode		
	dev	Serial I/O	Operates.	Can operate only when an external clock is selected.		
	peripheral	A-D converter	Operates.	Stopped.		
	beripl	D-A converter	Operates.	Stopped.		
		Watchdog timer	Stopped.			
	Internal	Pins	Retains the state at the WIT instruction exe	cution.		
tion	Termination due to		Supply of <i>p</i> CPU, <i>p</i> BIU starts immediately just after termination.			
mina	int	errupt request				
r terr	000	currence				
n afte	Те	rmination due to	Operation after hardware reset			
Operation after termination	ha	rdware reset				

Note: This applies when the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "1."

16.3 Stop of oscillation circuit, 16.4 Pin VREF disconnection

16.3 Stop of oscillation circuit

When a stable clock externally generated is input to pin X_{IN} , power consumption can be saved by setting the external clock input select bit to "1" to stop the drive circuit for oscillation between pins X_{IN} and X_{OUT} . (See Figure 16.1.1.) At this time, the output level at pin X_{OUT} is fixed to "H." Also, if the system clock select bit (bit 5 at address BC₁₆) = "0," the watchdog timer is not used when the stop mode is terminated owing to an interrupt request occurrence; therefore, the microcomputer can start instruction execution just after termination of the stop mode. When the system clock select bit = "1," in this case, the watchdog timer is used.

16.4 Pin VREF disconnection

When the A-D converter is not used, power consumption can be saved by setting the V_{REF} connection select bit (See Figure 16.4.1) to "1." It is because the reference voltage input pin (V_{REF}) is disconnected from the ladder resistors of the A-D converter, and there is no current flow between them.

When the V_{REF} connection select bit has been cleared from "1" (V_{REF} disconnected) to "0" (V_{REF} connected), be sure to start the A-D conversion after an interval of 1 µs or more has elapsed.


-D CO	ontrol register 1 (Address 1F ₁₆)	0	0	
Bit	Bit name	Function	At reset	R/W
0	A-D sweep pin select bits (Valid in the single sweep mode and repeat sweep mode 0.) (Note 1) (Note 1) (Note 2, 3) 1 0 : Pins AN₀ to AN₄ (5 pins) (Note 2, 3) 1 1 : Do not select.	Undefined	RW	
1		Undefined	RW	
2	Fix this bit to "0."		0	RW
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW
5	Fix this bit to "0."		0	RW
6	VREF connection select bit (Note 4)	0 : Pin VREF is connected. 1 : Pin VREF is disconnected.	0	RW
7	The value is "0" at reading.		0	_

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

3: When using pin AN₄, be sure that the D-A₁ output enable bit (bit 0 at address 90%) = "0" (output disabled).

3: When using pin AN4, be sure that the D-A1 output enable bit (bit 1 at address 96_{16}) = "0" (output disabled).

4: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 µs or more has elapsed.
5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.



POWER SAVING FUNCTIONS

16.4 Pin V_{REF} disconnection

MEMORANDUM

CHAPTER 17 DEBUG FUNCTION

- 17.1 Overview
- 17.2 Block description
- 17.3 Address matching detection mode
- 17.4 Out-of-address-area detection mode
- [Precautions for debug function]

17.1 Overview, 17.2 Block description

17.1 Overview

When the CPU fetches an op code (op-code fetch), the debug function generates an address matching detection interrupt request if a selected condition is satisfied as a result of comparison between the address where the op code to be fetched is stored (in other words, the contents of PG and PC) and the specified address.

The debug function provides the following 2 modes:

(1) Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs. This mode can be used for avoiding or modifying a portion of a program.

(2) Out-of-address-area detection mode


When the contents of PG and PC go out of the specified area, an address matching detection interrupt request occurs. This mode can be used for the program runaway detection by specifying the area where a program exists.

Note that an address matching detection interrupt is a non-maskable software interrupt. For details of this interrupt, refer to "CHAPTER 6. INTERRUPTS."

In addition, the debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.

17.2 Block description

Figure 17.2.1 shows the block diagram of the debug function, and the registers relevant to this function are described in the following.





17.2 Block description

17.2.1 Debug control register 0

Figure 17.2.2 shows the structure of the debug control register 0.

Bit	Bit name	Function	At reset	R/W
0	Detect condition select bits (Note 1)	^{b2 b1b0} 0 0 0 : Do not select. 0 0 1 : Address matching detection 0	(Note 2)	RW
1	-	0 1 0 : Address matching detection 1 0 1 1 : Address matching detection 2 1 0 0 : Do not select.	(Note 2)	RW
2	_	1 0 1 : Out-of-address-area detection 1 1 0 : 1 1 1 : \rightarrow Do not select.	(Note 2)	RW
3	Fix these bits to "00."		(Note 2)	RW
4			(Note 2)	RW
5	Detect enable bit	0 : Detection disabled. 1 : Detection enabled.	(Note 2)	RW
6	Fix this bit to "0."		(Note 2)	RW
7	The value is "1" at reading.		1	_

Fig. 17.2.2 Structure of debug control register 0

(1) Detect condition select bits (bits 0 to 2)

These bits are used to select an occurrence condition for an address matching detection interrupt request. This condition can be selected from the following:

■ Address matching detection 0

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses 68₁₆ to 6A₁₆); (Refer to section "**17.3 Address matching detection mode.**")

■ Address matching detection 1

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 1 (addresses 6B₁₆ to 6D₁₆); (Refer to section "**17.3 Address matching detection mode.**")

Address matching detection 2

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses 68_{16} to $6A_{16}$) or address compare register 1 (addresses $6B_{16}$ to $6D_{16}$); (Refer to section "**17.3 Address matching detection mode.**")

Out-of-address-area detection

An address matching detection interrupt request occurs when the contents of PG and PC are less than the address being set in the address compare register 0 (addresses 68_{16} to $6A_{16}$) or larger than the address compare register 1 (addresses $6B_{16}$ to $6D_{16}$); (Refer to section "**17.4 Out-of-address-area detection mode.**")

17.2 Block description

(2) Detect enable bit (bit 5)

If any selected condition is satisfied when this bit = "1," an address matching detection interrupt request occurs.

17.2.2 Debug control register 1

Figure 17.2.3 shows the structure of the debug control register 1.

coug	control register 1 (Address 67 ₁₆)		1		C
Bit	Bit name	Function	At re	set	R/W
0	Fix this bit to "0."	(Not	e 1)	RW	
1	The value is "0" at reading.				
2	Address compare register access enable bit (Note 2)0 : Disabled. 1 : Enabled.				RW
3	Fix this bit to "1" when using the debug function.				RW
4	Nothing is assigned.				_
5	While a debugger is not used, the value is "0" at reading. While a debugger is used, the value is "1" at reading.				RO
6	Address-matching-detection 2 decision bit (Valid when the address match- ing detection 2 is selected.)	 0 : Matches with the contents of the address compare register 0. 1 : Matches with the contents of the address compare register 1. 			RO
7	The value is "0" at reading.	•	0		_

Notes 1: At power-on reset, each bit become "0"; at hardware reset or software reset, each bit retains the value immediately before reset.
2: Be sure to set this bit to "1" immediately before the access to the address compare registers 0 and 1 (addresses 68₁₆ to 6D₁₆). Then, be sure to clear this bit to "0" immediately after this access.

Fig. 17.2.3 Structure of debug control register 1

(1) Address compare register access enable bit (bit 2)

Setting this bit to "1" enables reading from or writing to the contents of address compare registers 0 and 1 (addresses 68₁₆ to 6D₁₆), while clearing this bit to "0" disables this reading or writing. Be sure to set this bit to "1" <u>immediately before reading from or writing to the address compare registers 0 and 1, and then clear it to "0" immediately after this reading or writing.</u>

(2) Address-matching-detection 2 decision bit (bit 6)

When the address matching detection 2 is selected, this bit is used to decide which of the addresses being set in the address compare registers 0 and 1 matches with the contents of PG and PC. This bit is cleared to "0" when the contents of PG and PC matches with the address being set in address compare register 0 and set to "1" when the contents of PG and PC match with the one being set in the address compare register 1.

This bit is invalid when the address matching detection 0 and 1 are selected.

17.2 Block description

17.2.3 Address compare registers 0 and 1

Each of the address compare registers 0 and 1 consists of 24 bits, and the address to be detected is set here.

Figure 17.2.4 shows the structures of the address compare registers 0 and 1.

Address	s compare register 1 (Addresses 6D ₁₆ to 6B ₁₆)		
Bit	Function	At reset	R/W
23 to 0	The address to be detected (in other words, the start address of instructions) is set here.	Undefined	RW

Fig. 17.2.4 Structures of address compare registers 0 and 1

At op-code fetch, the contents of PG and PC are compared with the addresses being set in the address compare register 0 or 1. Therefore, be sure to set the start address of an instruction into the address compare register 0 or 1. If such an address as in the middle of instructions or in the data table is set into the address compare register 0 or 1, no address matching detection interrupt request occurs because this address does not match with the contents of PG and PC.

Note that, before the instruction at the address being set in the address compare register 0 or 1 is executed, an address matching detection interrupt request occurs and is accepted.

17.3 Address matching detection mode

17.3 Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs.

17.3.1 Setting procedure for address matching detection mode

Figure 17.3.1 shows an initial setting example for registers relevant to the address matching detection mode.




Fig. 17.3.1 Initial setting example for registers relevant to address matching detection mode

17.3 Address matching detection mode


17.3.2 Operations in address matching detection mode

- ① Setting the detect enable bit to "1" initiate to compare the contents of PG and PC with one of the contents of the following registers. This comparison is performed at each op-code fetch:
 - When the address matching detection 0 is selected, the contents of the address compare register 0 are used for the above comparison.
 - When the address matching detection 1 is selected, the contents of the address compare register 1 are used for the above comparison.
 - When the address matching detection 2 is selected, the contents of the address compare register 0 or 1 are used for the above comparison.
- ⁽²⁾ When the address which matches with the above register's contents is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
- ③ Perform the necessary processing with an address matching detection interrupt routine.
- ④ The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return to the address by using the **RTI** instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to "1"; the processor interrupt priority level (IPL) does not change.

Figures 17.3.2 and 17.3.3 show the examples of the ROM correct processing using the address matching detection mode.

17.3 Address matching detection mode



17.3 Address matching detection mode




Fig. 17.3.3 Example of ROM correct processing using address matching detection mode (2)

17.4 Out-of-address-area detection mode

17.4 Out-of-address-area detection mode

When the contents of PG and PC go out of the range of the specified area, an address matching detection interrupt request occurs.

17.4.1 Setting procedure for out-of-address-area detection mode

Figure 17.4.1 shows an initial setting example for registers relevant to the out-of-address-area detection mode.




Fig. 17.4.1 Initial setting example for registers relevant to out-of-address-area detection mode

17.4 Out-of-address-area detection mode

17.4.2 Operations in out-of-address-area detection mode

- ① Setting the detect enable bit to "1" initiate to compare the contents of PG and PC with the contents of the address compare registers 0 and 1.
- ② When an address less than the contents of the address compare registers 0 or larger than the one of the address compare register 1 is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
- ③ Perform the necessary processing with an address matching detection interrupt routine.
- ④ The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return there by using the **RTI** instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to "1"; the processor interrupt priority level (IPL) does not change.

By setting the start address of the programming area into the address compare register 0 and the last address of the programming area into the address compare register 1, a program runaway (in other words, fetching op codes from the area out of the programming area) can be detected. If any program runaway is detected and reset of the microcomputer is required, be sure to write "1" into the software reset bit (bit 6 at address $5E_{16}$) within an address matching detection interrupt routine.

Figure 17.4.2 shows an example of program runaway detection using the out-of-address-area detection mode.




Fig. 17.4.2 Example of program runaway detection using out-of-address-area detection mode

[Precautions for debug function]

[Precautions for debug function]

- 1. The debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.
- 2. When returning from an address matching detection interrupt routine, be sure to rewrite the saved contents of PG and PC to a certain return address, and then return there by using the **RTI** instruction. However, this is unnecessary processing when the software reset is performed within an address matching detection interrupt routine for program runaway detection, etc.
- 3. Be sure to set the start address of an instruction into the address compare register 0 or 1.

CHAPTER 18 APPLICATIONS

18.1 Application examples

APPLICATIONS

18.1 Application examples

Some application examples are described below.

Each application described here is just an example. Therefore, <u>before actual using it</u>, <u>be sure to properly</u> <u>modify it according to the user's system and sufficiently evaluate it</u>.

18.1 Application examples

18.1.1 Application example of air-conditioner outdoor unit

Figure 18.1.1 shows an application example of the air-conditioner outdoor unit.




Fig. 18.1.1 Application example of air-conditioner outdoor unit

18.1 Application examples

18.1.2 Application example of refrigerator

Figure 18.1.2 shows an application example of the refrigerator.




Fig. 18.1.2 Application example of refrigerator

APPLICATIONS

18.1 Application examples

18.1.3 Application example of washing machine

Figure 18.1.3 shows an application example of the washing machine.




Fig. 18.1.3 Application example of washing machine

CHAPTER 19 FLASH MEMORY VERSION

19.1 Overview

19.2 Flash memory CPU reprogramming mode [Precautions for flash memory CPU reprogramming mode]

19.3 Flash memory serial I/O mode [Precautions for flash memory serial I/O mode]

19.4 Flash memory parallel I/O mode [Precautions for flash memory parallel I/O mode]

19.1 Overview

The flash memory version is provided with the same function as that of the mask ROM version except that the former includes the flash memory. Note that, however, part of the SFR area of the flash memory version differs from that of the mask ROM version. (Refer to section "19.1.1 Memory assignment.") Also, the stop mode terminate operation of the flash memory version differs from that of the mask ROM version. (Refer to section "19.1.2 Single-chip mode.")

In the flash memory version, its internal flash memory can be handled in the following three reprogramming modes: flash memory CPU reprogramming mode, flash memory serial I/O mode, and flash memory parallel I/O mode.

Table 19.1.1 lists the performance overview of the flash memory version. (For the items not listed in Table 19.1.1, see Table 1.1.1.)

	Item	Performance	
Power source	voltage	5 V ± 0.5 V	
Programming/	Erase voltage	5 V ± 0.5 V	
Flash memory reprogramming modes		Flash memory CPU reprogramming mode,	
		Flash memory serial I/O mode,	
		Flash memory parallel I/O mode	
Programming	CPU reprogramming mode,	Programmed in a unit of word	
	Flash memory serial I/O mode		
	Flash memory Parallel I/O mode	Programmed in a unit of byte	
Erase method		Block erase or Total erase	
Maximum num	ber of reprograms (programming	100	
and erasure)			

Table 19.1.1 Performance overview of flash memory version

For the flash memory version, in addition to the same single-chip mode as that of the mask ROM version, any of the operating modes listed in Table 19.1.2 can further be selected by the voltage levels applied to pins MD1 and MD0. Table 19.1.3 also lists the overview of flash memory reprogramming modes.

Note: Do not switch the voltages applied to pins MD0 and MD1 while the microcomputer is active.

Table 19.1.2 Operating mode selection according to voltages applied to pins MD0 and MD1 MD1 MD0 Operating modes Vss Vss Single-chip mode Vss Vcc - (Note 1) Vcc Vss Boot mode (Note 2) Vcc Vcc Flash memory parallel I/O mode (Note 3)

Notes 1: Do not select.

2: Refer to section "19.1.3 Boot mode."

3: Refer to section "19.4 Flash memory parallel I/O mode."

FLASH MEMORY VERSION

19.1 Overview

Table 19.1.3 Overview of flash memory reprogramming modes

Flash memory reprogramming mode	Flash memory CPU reprogramming mode	Flash memory serial I/O mode	Flash memory parallel I/O mode
Functional overview	User ROM area is reprogrammed	User ROM area is reprogram-	Boot ROM area and User ROM
	by the CPU executing software	med by using a dedicated serial	area are reprogrammed by using
	commands.	programmer.	a dedicated parallel programmer.
Reprogrammable	User ROM area	User ROM area	User ROM area,
area			Boot ROM area
Operating mode	Single-chip mode,	Boot mode	Flash memory parallel I/O mode
available	Boot mode		
ROM programmer	(Unnecessary)	Serial programmer (Note)	Parallel programmer (Note)
available			

Note: For details of the serial and parallel programmers, please visit MITSUBISHI TOOL Homepage (http://www.tool-spt.maec.co.jp/index_e.htm).

19.1.1 Memory assignment

Figure 19.1.1 shows the memory assignment of the M37906F8.





Fig. 19.1.1 Memory assignment of M37906F8

In addition to the internal flash memory area (in other words, user ROM area) shown in Figure 19.1.1, the flash memory version has the boot ROM area of 8 Kbytes.

Figure 19.1.2 shows the memory assignment of the internal flash memory.

The user ROM area is divided into several blocks. The user ROM area is reprogrammed in the flash memory CPU reprogramming mode, serial I/O mode, and parallel I/O mode.

The boot ROM area is assigned at addresses, overlapping with the user ROM area, however, the boot ROM area exists in the defferent memory; the boot ROM area can be reprogrammed only in the flash memory parallel I/O mode. (Refer to section "19.4 Flash memory parallel I/O mode."). When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the software in the boot ROM area is executed after reset. (Refer to section "19.1.3 Boot mode.") When pin MD1 = Vss level, however, the contents of the boot ROM area cannot be read out.



19.1.2 Single-chip mode

When being reset with both of pins MD1 and MD0 tied to Vss level, the microcomputer enters the singlechip mode. In the single-chip mode, the software in the user ROM area is executed after reset. The difference between the flash memory version and the mask ROM version is as follows:

- Stop mode terminate operation
- (1) Stop mode terminate operation

Figure 19.1.3 shows stop mode terminate sequence owing to an interrupt request occurrence in the flash memory version. (Refer from section "**Stop mode**".)

In the flash memory version, when the watchdog timer is not used for termination of the stop mode, an interrupt request is accepted after a maximum of 10 μ s has elapsed since the interrupt request occurred.

FLASH MEMORY VERSION

19.1 Overview




Fig. 19.1.3 Stop mode terminate sequence owing to interrupt request occurrence

19.1.3 Boot mode

When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the flash memory version enters the boot mode. In the boot mode, the software in the boot ROM area is executed after reset.

In the boot mode, either the boot ROM area or the user ROM area can be selected with the user ROM area select bit (bit 5 at address $9E_{16}$). The boot ROM area is located at addresses $E000_{16}$ to $FFFF_{16}$ in the boot mode.

A reprogramming control firmware used in the flash memory serial I/O mode has been stored in the boot ROM area on shipment. (Refer to section "**19.3 Flash memory serial I/O mode**.") Therefore, when being reset in the boot mode, the flash memory version enters the flash memory serial I/O mode, allowing the user ROM area to be reprogrammed with a dedicated serial programmer.

Also the boot ROM area can be reprogrammed in the flash memory parallel I/O mode. If an appropriate reprogramming control software using the CPU reprogramming mode has been stored in the boot ROM area, reprogramming suitable for the user's system is enabled.

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.

19.2 Flash memory CPU reprogramming mode

In this mode, the user ROM area can be reprogrammed by the central processing unit (CPU) executing software commands. Therefore, this mode allows the user to reprogram the contents of the user ROM area with the microcomputer mounted on the final printed circuit board, without using any ROM programmer. Be sure to store the reprogramming control software into the user ROM area or the boot ROM area in advance. In the flash memory CPU reprogramming mode, however, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area (e.g. the internal RAM area), and then execute the software in this area. The flash memory CPU reprogramming mode is available in any of the single-chip and boot modes.

The software commands listed in Table 19.2.1 can be used in the flash memory CPU reprogramming mode. For details of each command, refer to section "**19.2.4 Software commands.**"

Note that commands and data must be read from and written into even-numbered addresses within the user <u>ROM area, 16 bits at a time.</u> At writing of software command codes, the high-order 8 bits (D_8 to D_{15}) are ignored. (Except for the write data at the 2nd bus cycle of the programming command code.)

Table 19.2.1 Software commands

		1st bus cycle	9	2	nd bus cycle)
Software commands	Mode	Address	Data (D₀ to D⁊)	Mode	Address	Data
Read Array	Write	×	FF16			_
Read Status Register	Write	x	7016	Read	X	SRD
Clear Status Register	Write	X	5016	_	—	—
Programming	Write	×	4016	Write	WA	WD
Block Erase	Write	X	2016	Write	BA	D016
Erase All Blocks	Write	X	2016	Write	X	2016

SRD : Status register data (Do to D7)

WA : Write address (A₇ to A₀ to be incremented by 2 from " 00_{16} " to "FE₁₆")

WD : Write data (16 bits)

BA : The highest address of a block (Note that $A_0 = 0$.)

X : Arbitrary even-numbered address in user ROM area (A₀ = 0)

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2.1 Flash memory control register

Figure 19.2.1 shows the structure of the flash memory control register.

Bit	Bit name	Function	At reset	R/W
0	RY/BY status bit 0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.)			
1	CPU reprogramming mode select bit 0 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.			
2	The value is "0" at reading.		0	—
3	Flash memory reset bit (Note 3)	Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset.	0	RW (Note 4)
4	The value is "0" at reading.		0	—
5	User ROM area select bit (Valid in boot mode) (Note 5)	0 : Access to boot ROM area 1 : Access to user ROM area	0	RW (Note 2)
7, 6	The value is "0" at reading.		0	—

4: After writing of "1" to this bit, be sure to confirm the RY/BY status bit (bit 0) becomes "1"; and then, write "0" to this bit.

5: When MD1 = Vss level, this bit is invalid. (It may be either "0" or "1.")



(1) RY/BY status bit (bit 0)

This bit is used to indicate the operating status of the sequencer. This bit is "0" during the automatic programming or erase operation is active and becomes "1" upon completion of them. This bit also changes during the execution of the programming, block erase, or erase all blocks command, but does not change owing to the execution of another command.

(2) CPU reprogramming mode select bit (bit 1)

Setting this bit to "1" allows the microcomputer to enter the flash memory CPU reprogramming mode to accept commands. In order to set this bit to "1," write "1" followed with "0" successively; while to clear this bit to "0," write "0."

Since the microcomputer enters the flash memory CPU reprogramming mode after setting this bit to "1," opcodes cannot be fetched for the internal flash memory. Accordingly, be sure to execute the instruction to be used for writing to this bit in an area other than the internal flash memory area (e.g. the internal RAM area).

When executing commands of the flash memory CPU reprogramming mode in the boot mode, be sure to set the user ROM area select bit (bit 5) to "1."

(3) Flash memory reset bit (bit 3)

Writing "1" to this bit discontinues the access to the user ROM area and causes the built-in flash memory control circuit to be reset. After this reset, the microcomputer enters the read array mode to set the RY/\overline{BY} status bit (bit 0) to "1".

When this flash memory control circuit is reset with the flash memory reset bit during programming (automatic programming) or erase (automatic erase) operation, that programming or erase operation is discontinued to invalidate the data in the working block.

After writing of "1" to this bit, be sure to confirm the RY/\overline{BY} status bit (bit 0) becomes "1"; and then, write "0" to this bit.

(4) User ROM area select bit (bit 5)

This bit is used to select either the boot ROM area or the user ROM area in the boot mode. In order to access the boot ROM area (read out), clear this bit to "0." On the other hand, in order to access the user ROM area (reading out, programming, or erase), set it to "1." Instructions for writing into this bit must be executed in an area other than the internal flash memory (e.g. the internal RAM area). Note that when MD1 = Vss level, the user ROM area is accessed (being read out) regardless of the contents of this bit.

19.2.2 Status register

The programming and erase operations for the internal flash memory are controlled by the sequencer in the internal flash memory. The status register indicates the completion states (normal or abnormal) of the programming and erase operations. For details of abnormal endings (errors), refer to section "19.2.5 Full status check."

Table 19.2.2 lists the bit definition of the status register.

The contents of the status register can be read out by the read status register command. (Refer to section "19.2.4 Software commands.")

Table 19.2.2 Bit definition of status register

Symbol	Status	Definition			
(Data bus)	Status	"0"	"1"		
SR.0 (D ₀)	—	—	—		
SR.1 (D ₁)	—	—	—		
SR.2 (D ₂)	—	—	—		
SR.3 (D ₃)	—	—	—		
SR.4 (D4)	Programming Status	Terminated normally.	Error <programming error=""></programming>		
SR.5 (D ₅)	Erase Status	Terminated normally.	Error <erase error=""></erase>		
SR.6 (D ₆)	—	—	—		
SR.7 (D7)	_		_		

Data bus: Indicates the data bus to be read out when the read status register command has been executed.

(1) Programming status bit (SR.4)

This bit is set to "1" if a programming error has occurred during the automatic programming (the programming) operation and cleared to "0" by executing the clear status register command. This bit is also cleared to "0" at reset.

(2) Erase status bit (SR.5)

This bit is set to "1" if an erase error has occurred during the automatic erase (the block erase or erase all unlocked blocks) operation and cleared to "0" by executing the clear status register command. This bit is also cleared to "0" at reset.

19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming mode

Figure 19.2.2 shows the setting and terminate procedures for the flash memory CPU reprogramming mode. In the flash memory CPU reprogramming mode, opcodes cannot be fetched for the internal flash memory. Therefore, be sure to transfer the reprogramming control software to an area other than the internal flash memory and then execute the software in that area.

Moreover, in order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to " 000_2 " (interrupts disabled).

Also, we recommend to connect pin P6OUTcut with Vcc via a resistor.

Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required in order to prevent the watchdog timer interrupt occurrence.

At the same time, it is necessary to write to the watchdog timer just before executing the programming, block erase, or erase all blocks command in order to prevent the watchdog timer interrupt occurrence during the automatic programming and erase operation.

An interrupt, hardware reset, or software reset, generated in the flash memory CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.

When an interrupt or reset is generated during the programming or erase operation, the contents of the corresponding block becomes invalidated.




Fig. 19.2.2 Setting and Terminate procedures for flash memory CPU reprogramming mode

19.2.4 Software commands

Software commands are described below.

Software commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time. At writing of a command code, the high-order 8 bits (D_8 to D_{15}) are ignored.

(1) Read array command

Writing command code "FF₁₆" at the 1st bus cycle pushes the microcomputer into the read array mode. When an address to be read is input at the next and the following bus cycles, the contents at the specified address are output to the data bus (D_0 to D_{15}), 16 bits at a time. The read array mode is maintained until another software command is written

The read array mode is maintained until another software command is written.

(2) Read status register command

Writing command code "70₁₆" at the 1st bus cycle outputs the contents of the status register to the data bus (D_0 to D_7) by a read at the 2nd bus cycle. (See Table 19.2.2.)

(3) Clear status register command

Writing command code " 50_{16} " at the 1st bus cycle clears two bits (SR.4 and SR.5) of the status register to "0." (See Table 19.2.2.)

(4) Programming

This command executes programming, one word at a time. Write command code "40₁₆" at the 1st bus cycle and then write data at the 2nd bus cycle, 16 bits at a time. After writing of one word has been completed, the automatic programming (programming and verification of data) operation is initiated. During the automatic programming operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic programming can be recognized by the RY/BY status bit (bit 0 at address 9E₁₆).

After the automatic programming operation has been completed, the result of it can be recognized by reading out the status register. (Refer to section "**19.2.5 Full status check.**") Figure 19.2.3 shows the programming operation flowchart.

Note that, for the areas having already been programmed, be sure to program after an erase (block erase) operation. If the programming command is executed for the areas having already been programmed, no programming error will occur, but the contents of the areas become undefined.




Fig. 19.2.3 Programming operation flowchart

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

(5) Block erase command

Writing of command code " 20_{16} " at the 1st bus cycle and " $D0_{16}$ " to the highest address (here, $A_0 = 0$) of the block to be erased at the 2nd bus cycle initiate the automatic erase (erase and erase-verify) operation for the specified block. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the RY/BY status bit (bit 0 at address 9E₁₆).

After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "**19.2.5 Full status check.**")

Figure 19.2.4 shows the block erase operation flowchart.

(6) Erase-all-blocks command

Writing of command code " 20_{16} " at the 1st bus cycle and " 20_{16} " at the 2nd bus cycle initiate the automatic erase (erase and erase-verify) operation for all the blocks. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the RY/BY status bit (bit 0 at address 9E₁₆).

After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "**19.2.5 Full status check.**")

Figure 19.2.5 shows the erase-all-blocks operation flowchart.




Fig. 19.2.4 Block erase operation flowchart




Fig. 19.2.5 Erase-all-blocks operation flowchart

19.2.5. Full status check


If an error has occurred, bits SR.4 and SR.5 of the status register are set to "1" upon completion of the programming or erase operation. Therefore, the result of the programming or erase operation can be recognized by checking these status (in other words, full status check).

Table 19.2.3 lists the errors and the states of bits SR.4 and SR.5, and Figure 19.2.6 shows the full status check flowchart and the action to be taken if any error has occurred.

Status	register	Error	Error occurrence conditions
SR.5	SR.4		
1	1	Command sequen-	Commands are not correctly written.
		ce error	• Data other than "D016" and "FF16" is written at the 2nd bus cycle of the
			block erase command (Note).
			• Data other than "2016" and "FF16" is written at the 2nd bus cycle of the
			erase-all-blocks command (Note).
1	0	Erase error	• Although the block erase or erase-all-blocks command is executed,
			these blocks are not correctly erased.
0	1	Programming error	• Although the programming command is executed, programming is not
			correctly performed.

Table 19.2.3 Errors and States of bits SR.3 to SR.5

Notes: When "FF₁₆" is written at the 2nd bus cycle of any of these commands, the microcomputer enters the read array mode. Simultaneously with this, the command code written at the 1st bus cycle is cancelled.



19.2.6 Electrical characteristics

(1) M37906F8CFP

DC Electrical Characteristics (Vcc = 5 V \pm 0.5 V, Ta = 0 to 60 °C, f(f_{sys}) = 20 MHz)

Symbol	Parameter		Linit		
Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc1	Vcc power source current (at read)		10	30	mA
Icc2	Vcc power source current (at write)			30	mA
Іссз	Vcc power source current (at programming)			40	mA
Icc4	Vcc power source current (at erasing)			40	mA

AC Electrical Characteristics ($V_{cc} = 5 V \pm 0.5 V$, Ta = 0 to 60 °C, f(f_{sys}) = 20 MHz)

Deremeter		Unit		
Parameter	Min.	Тур.	Max.	Unit
256 bytes programming time		4	40	ms
Block erase time		0.6	8	S
Erase all blocks time		0.6 X n	8 X n	S

n = Number of blocks to be erased

For the limits of parameters other than the above, refer to section "Appendix 9. M37906M4C-XXXFP electrical characteristics."

FLASH MEMORY VERSION

[Precautions for flash memory CPU reprogramming mode]

[Precautions for flash memory CPU reprogramming mode]

- In the flash memory CPU reprogramming mode, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area, and then execute the software in this area. (See Figure 19.2.2.) Also, take consideration for instruction description (such as specified addresses, addressing modes) in the reprogramming control software since this software is to be executed in an area other than the internal flash memory area.
- 2. In order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to "000₂" (interrupts disabled). Also, we recommend to connect pin P6OUT_{CUT} with V_{CC} via a resistor. Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required. Also, an interrupt, hardware reset, or software reset, generated in the CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.
- 3. Commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time.
- 4. Be sure not to execute the STP instruction in the CPU reprogramming mode.
- 5. In order to reset the internal flash memory control circuit by using the flash memory reset bit (bit 3 at address 9E₁₆), be sure to confirm the RY/BY status bit (bit 0 at address 9E₁₆) becomes "1" after writing of "1" to this bit; and then, write "0" to the flash memory reset bit.
- 6. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Be sure not to use this area.

19.3 Flash memory serial I/O mode

19.3 Flash memory serial I/O mode

In the flash memory serial I/O mode, by using a dedicated serial programmer, the contents of the user ROM area can be reprogrammed with the microcomputer mounted on the final printed circuit board. About the serial programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the serial programmer.

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "**19.4 Flash memory parallel I/O mode**.") Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial or parallel programmers. Therefore, be sure not to use to this area.

19.3.1. Pin description

Table 19.3.1 lists the pin description in the flash memory serial I/O mode, and each of Figures 19.3.1 and 19.3.2 shows the pin configuration in this mode.

19.3 Flash memory serial I/O mode

Table 19.3.1 Pin de	lescription in flash	memory serial I/O mode
---------------------	----------------------	------------------------

Pin	Name	Input/Output	Functions
Vcc	Power supply input		Supply Vcc level voltage to pin Vcc.
Vss			Supply Vss level voltage to pin Vss.
MD0	MD0	Input	Connect this pin to Vss.
MD1	MD1	Input	Connect this pin to Vss via a resistor (about 10 k Ω to 100 k Ω).
RESET	Reset input	Input	The reset input pin (Note 1).
XIN	Clock input	Input	Connect a ceramic resonator or quartz-crystal oscillator between
Хоит	Clock output	Output	XIN and XOUT pins. When using an external clock, the clcok source
			must be input to X _{IN} pin and X _{OUT} pin must be left open.
VCONT	Filter circuit connection	_	The VCONT pin. (Not used in this mode.)
AVcc	Analog supply input		Connect this pin to Vcc.
AVss			Connect this pin to Vss.
Vref	Reference voltage input	Input	The VREF pin. (Not used in this mode.)
P10 to P17	Input port P1	Input	Input port pins. (Not used in this mode.)
P20 to P23,	Input port P2	Input	
P27			
P24	SCLK input	Input	The input pin for a serial clock.
P25	SDA I/O	I/O	The I/O pin for serial data. This pin must be connected with V_{cc} via
			a resistor (about 1 k Ω).
P26	BUSY output	Output	The BUSY signal output pin.
P50 to P57	Input port P5	Input	Input port pins. (Not used in this mode.)
P60 to P65	Input port P6	Input	
P70 to P74	Input port P7	Input	
P6OUTcut	P6OUTcut input	Input	The P6OUTcut pin. (Not used in this mode.)
			Recommended to be connected with V_{CC} via a resistor.

Notes 1: When there is a possibility that the user reset signal becomes "L" level in the flash memory serial I/O mode, be sure to cut off the current flow between the user reset signal and pin RESET by using a jumper switch, etc. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")

^{2:} For pins not used in the flash memory serial I/O mode, properly connect to somewhere in the user system. For pins not used in the user system, handle them with reference to section "5.3 Examples of handling unused pins." For pins used in the flash memory serial I/O mode, handle them with reference to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode."

19.3 Flash memory serial I/O mode




Fig. 19.3.1 Pin connection in flash memory serial I/O mode (Outline: 42P2R-E)

19.3 Flash memory serial I/O mode




Fig. 19.3.2 Pin connection in flash memory serial I/O mode (Outline: 42P4B)

19.3 Flash memory serial I/O mode

19.3.2. Example of handling control pins in flash memory serial I/O mode

Each of pins P2₄ to P2₆, MD0, and MD1 serves as an input/output pin for a control signal in the flash memory serial I/O mode. Examples of handling these pins and pin $\overrightarrow{\text{RESET}}$ on the board are described below.

(1) With control signals not affecting user system circuit

When control signals in the flash memory serial I/O mode are not used in the user system circuit, or when these signals do not affect that circuit, the connections shown in Figure 19.3.3 are available. When pin $\overline{P6OUT_{cut}}$, however, is used in the user system circuit, see Figures 19.3.4 and 19.3.5.




Fig. 19.3.3 Example of handing control pins when control signals do not affect user system circuit

19.3 Flash memory serial I/O mode

(2) With control signals affecting user system circuit

In the flash memory serial I/O mode, be sure to cut the current flow toward the user system circuit if control signals for this mode are also used in the user system circuit. Figure 19.3.4 shows an example of handling pins with jumper switches used, and Figure 19.3.5 shows an example of handling pins with analog switches used.





Fig. 19.3.4 Example of handling pins with jumper switches used



[Precautions for flash memory serial I/O mode]

[Precautions for flash memory serial I/O mode]

- 1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.
- 2. In the flash memory serial I/O mode, we recommend to connect pin P6OUT_{CUT} with V_{CC} via a resistor. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")
- 3. When there is a possibility that the user reset signal becomes "L" level in the flash memory serial I/O mode, be sure to cut the current flow between the user reset pin and pin RESET by using a jumper switch, etc. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")
- 4. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Therefore, be sure not to use this area.

19.4 Flash memory parallel I/O mode

19.4 Flash memory parallel I/O mode

In the flash memory parallel I/O mode, the contents of the user ROM area and boot ROM area can be reprogrammed by using a dedicated parallel programmer. (See Figure 19.1.2.) About the parallel programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the parallel programmer.

In the flash memory parallel I/O mode, the boot ROM area is assigned to addresses 0_{16} to $1FFF_{16}$ (word addresses).

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "19.3 Flash memory serial I/O mode.")

Also, addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Therefore, besure not to use this area.

[Precautions for flash memory parallel I/O mode]

[Precautions for flash memory parallel I/O mode]

- 1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "19.3 Flash memory serial I/O mode.")
- 2. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Be sure not to use this area.

[Precautions for flash memory parallel I/O mode]

MEMORANDUM

Appendix 1. Memory assignment in
SFR area
Appendix 2. Control registers
Appendix 3. Package outline
Appendix 4. Examples of handling unused pins
Appendix 5. Hexadecimal instruction code table
Appendix 6. Machine instructions
Appendix 7. Countermeasure against noise
Appendix 8. 7906 Group Q & A
Appendix 9. M37906M4C-XXXFP
electrical characteristics
Appendix 10.M37906M4C-XXXFP
standard characteristics
Appendix 11. Memory assignment of 7906 Group

Appendix 1. Memory assigment in SFR area

Appendix 1. Memory assigment in SFR area

■ SFR area (Addresses 0₁₆ to FF₁₆)

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- $\ensuremath{\mathsf{RO}}$: It is possible to read the bit state at reading. The written value becomes invalid.

Ò

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- 0 : Always "0" at reading.
- 1 : "1" immediately after reset. ? : Undefined immediately after
 - reset.
- 1 : Always "1" at reading.
- ? : Always undefined at reading.
 - : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics	State immediately after reset
O 16		(Note 1)	?
1 16		(Note 1)	?
2 16		(Note 2)	?
3 16	Port P1 register	RW	?
4 16		(Note 2)	?
5 16	Port P1 direction register	RW	0016
6 16	Port P2 register	RW	?
7 16		(Note 2)	?
8 16	Port P2 direction register	RW	0016
9 16		(Note 2)	?
A16		(Note 2)	?
B ₁₆	Port P5 register	RW	???
C ₁₆		(Note 2)	?
D16	Port P5 direction register	RW	0 0 0 ?
E 16	Port P6 register	RW	???
F 16	Port P7 register	RW	? ?
10 16	Port P6 direction register	RW	? 0 0 0 0 0 0
11 16	Port P7 direction register	RW	? 0 0 0 0 0
12 16		(Note 2)	?
13 16			?
14 16		(Note 2)	?
15 16			?
16 16		(Note 2)	?
17 16		(Note 2)	?
18 16		(Note 2)	?
19 16		(Note 2)	?
1A ₁₆			?
1B ₁₆			?
1C ₁₆			?
1D ₁₆			?
1E ₁₆	A-D control register 0	RW	0 0 0 0 ? ? ?
1F 16	A-D control register 1	RW	0 0 0 0 0 0 ? ?

Notes 1: Do not read from and write to this register. 2: Do not write to this register.

Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.
- $\ensuremath{\mathsf{WO}}$: The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- 1 : "1" immediately after reset.
- ? : Undefined immediately after reset.
- 0 : Always "0" at reading.
- 1 : Always "1" at reading.
- ? : Always undefined at reading.
 - 2 : "0" immediately after reset. Fix this bit to "0."

Addres	s Register name	Access characteristics	State immediately after reset		
2016		(Note 3)	?		
21 ₁₆	A-D register 0	(Note 3)	0 0 0 0 0 0 ?		
22 ₁₆	A D register 1	(Note 3)	?		
2316	A-D register 1	(Note 3)	0 0 0 0 0 0 ?		
24 ₁₆	A-D register 2	(Note 3)	?		
2516	A-D register 2	(Note 3)	0 0 0 0 0 0 ?		
2616	A-D register 3	(Note 3)	?		
2716	A-D legister 3	(Note 3)	0 0 0 0 0 0 ?		
2816	A-D register 4	(Note 3)	?		
2916		(Note 3)	0 0 0 0 0 0 ?		
2A16		(Note 4)	?		
2B ₁₆		(Note 4)	?		
2C16		(Note 4)	?		
2D16		(Note 4)	?		
2E16		(Note 4)	?		
2F16		(Note 4)	?		
30 16	UART0 transmit/receive mode register	RW	0016		
31 16	UART0 baud rate register (BRG0)	WO	?		
3216	UART0 transmit buffer register	WO	?		
3316		WO	?		
34 16	UART0 transmit/receive control register 0	RW RO RW	0 0 0 0 1 0 0 0		
3516	UART0 transmit/receive control register 1	RO RW RO RW	0 0 0 0 0 0 1 0		
36 16	UART0 receive buffer register	RO	?		
3716		RO	0 0 0 0 0 0 0 ?		
3816	UART1 transmit/receive mode register	RW	0016		
39 16	UART1 baud rate register (BRG1)	WO	?		
3A 16	UART1 transmit buffer register	WO	?		
3B16		WO	?		
3C16	UART1 transmit/receive control register 0	RW RO RW	0 0 0 0 1 0 0 0		
3D16	UART1 transmit/receive control register 1	RO RW RO RW	0 0 0 0 0 0 1 0		
3E16	UART1 receive buffer register	RO	?		
3F16	Ĵ (RO	0 0 0 0 0 0 0 ?		

Notes 3: The access characteristics at addresses 2016 to 2916 vary according to the contents of the comparator function select register 0 (address DC16). (Refer to "CHAPTER 12. A-D CONVERTER.")

4: Do not write to this register.

APPENDIX Appendix 1. Memory assignment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

0

? 0

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset. 1 : "1" immediately after reset.
- : Always "0" at reading.
- 1
- ? : Undefined immediately after reset
- : Always "1" at reading.
- : Always undefined at reading.
 - : "0" immediately after reset. Fix this bit to "0."

Address Register name Access characteristics State immediately after reset b7 b0 b7 b0 RW 0016 4016 Count start register 0 RW 0 0 0 0 0 4116 Count start register 1 4216 One-shot start register 0 RW WO 0 Ø 0 0 0 One-shot start register 1 RW 4316 WO ? 0 Ò 0 Ø 0 RW 0 0 Up-down register 0 WO Ò 0 0 4416 0 Q 0 4516 Timer A clock division select register RWRW 0 0 0 0 0 0 0 0 4616 (Note 5) ? Timer A0 register (Note 5) ? 4716 ? 4816 (Note 5) Timer A1 register ? 4916 (Note 5) ? 4A16 (Note 5) Timer A2 register 4B₁₆ ? (Note 5) ? 4C₁₆ RW Timer A3 register ? 4D₁₆ RW ? 4E16 (Note 5) Timer A4 register ? (Note 5) 4F16 5016 (Note 6) ? Timer B0 register ? (Note 6) **51**16 ? 5216 (Note 6) Timer B1 register ? 5316 (Note 6) (Note 6) ? 5416 Timer B2 register ? 5516 (Note 6) 5616 Timer A0 mode register RW 0016 Timer A1 mode register RW 0016 5716 5816 RW Timer A2 mode register 0016 RW 5916 Timer A3 mode register 0016 RW 5A16 Timer A4 mode register 0016 RW RW (Note 7) ? 0 0 5B16 Timer B0 mode register 0 0 0 0 0 (Note 7) ? 5C16 Timer B1 mode register RW RW 0 0 0 0 0 0 0 (Note 7) RW 0 0 ? 0 0 0 5D16 Timer B2 mode register RW 0 0 RWWO RW Ø 0 0 0 1 0 0 0 5E16 Processor mode register 0 RW 1 5F16 Processor mode register 1 0 0 D), 0

Notes 5: The access characteristics at addresses 4616 to 4B16, 4E16, and 4F16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

6: The access characteristics at addresses 5016 to 5516 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

7: The access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

Appendix 1. Memory assigment in SFR area

Access characteristics

1

RW : It is possible to read the bit state at reading. The written value becomes valid.

0

?

0

- RO : It is possible to read the bit state at reading. The written value becomes invalid.
- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset. : "1" immediately after reset.
- : Always "0" at reading.
- : Always "1" at reading. 1
- ? : Undefined immediately after reset
- : Always undefined at reading.
 - : "0" immediately after reset. Fix this bit to "0."

Addres	s Register name	Ac	cess cha	aracteristics	S	tate	imm	edia	tely	afte	r res	et
		b7		b0	b7							b0
60 16	Watchdog timer register		(No	te 8)			?	(No	te 9)		
61 16	Watchdog timer frequency select register	RW RW		RW	0	0			?		-	0
62 16	Particular function select register 0		RW	RW (Note 10)	à	Q	0	(Q)	0	0	0	0
63 16	Particular function select register 1	RW	RW	RWRW (Note 11)	0	0	0	0	0	Q	(Not	e 12)
64 16	Particular function select register 2							?	•			
65 16			(Not	te 13)				?)			
66 16	Debug control register 0			RW	1	6	(Note 12)	0	0	(N	ote	12)
67 16	Debug control register 1	RO	RO	RW RW RO RW	0	0	0	?	0	0	0	0
68 16			RW (I	Note 14)				?)			
69 16	Address comparison register 0		RW (Note 14)				?)			
6A16			RW (Note 14)				?)			
6B16	ć		RW (Note 14)				?)			
6 C 16	Address comparison register 1		RW (Note 14)				?)			
6D16			RW (Note 14)				?)			
6E 16	INT ₃ interrupt control register			RW		?	0	0	0	0	0	0
6F 16	INT4 interrupt control register			RW		?	0	0	0	0	0	0
70 16	A-D conversion interrupt control register			RW		1	?		?	0	0	0
71 16	UART0 transmit interrupt control register			RW		1	?		0	0	0	0
72 16	UART0 receive interrupt control register			RW		, ,	?		0	0	0	0
73 16	UART1 transmit interrupt control register			RW		, ,	?		0	0	0	0
74 16	UART1 receive interrupt control register			RW		, ,	?		0	0	0	0
75 16	Timer A0 interrupt control register			RW		(?		0	0	0	0
76 16	Timer A1 interrupt control register			RW			?		0	0	0	0
77 16	Timer A2 interrupt control register			RW		1	?		0	0	0	0
78 16	Timer A3 interrupt control register			RW		1	?		0	0	0	0
79 16	Timer A4 interrupt control register			RW		-			0	0	0	0
7A16	Timer B0 interrupt control register			RW			?		0	0	0	0
7B16	Timer B1 interrupt control register			RW			?		0	0	0	0
7C ₁₆	Timer B2 interrupt control register			RW			?		0	0	0	0
7D ₁₆	. 0		(Not	e 13)				?	-	-	-	-
7E 16			•	e 13)				?				
7F 16			•	e 13)				?				
			•	•								

Notes 8 : By writing dummy data to address 6016, a value of "FFF16" is set to the watchdog timer.

- The dummy data is not retained anywhere.
- 9: A value of "FFF16" is set to the watchdog timer. (Refer to "CHAPTER 14. WATCHDOG TIMER.")
- 10: After writing "5516" to address 6216, each bit must be set.
- 11: It is possible to read the bit state at reading. By writing "0" to this bit, this bit becomes "0."
- But when writing "1" to this bit, this bit will not change. 12: This bit becomes "0" at power-on reset. This bit retains the state immediately before reset in the case of hardware reset and software reset.
- 13 : Do not write to this register.
- 14: When these registers are accessed, set the address comparison register access enable bit (bit 2 at address 6716) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

APPENDIX Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

1

?

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- 0 : Always "0" at reading.
- 1 : "1" immediately after reset.
 ? : Undefined immediately after
 - reset.
- : Always "1" at reading.
- : Always undefined at reading.
- 0 : "0" immediately after reset. Fix this bit to "0."

Addres	S Register name	Access characteri		State immediately after reset
8016		b7	b0	b7 b0
8016 8116		(Note 15)		?
8216		(Note 15)		?
		(Note 15)		?
8316		(Note 15)		?
8416		(Note 15)		?
8516		(Note 15)		?
8616		(Note 15)		?
8716		(Note 15)		?
8816				?
8916				?
8A16		(Note 15)		?
8B16				?
8C16		(Note 15)		?
8D16				?
8E16		(Note 15)		?
8F16				?
9016		(Note 15)		?
91 16				?
9216		(Note 15)		?
9316				?
9416				2
9516	External interrupt input read-out register	RO		?
9616	D-A control register		RW RW	? 0 0
9716	-			?
9816	D-A register 0	RW		0016
9916	D-A register 1	RW		0016
9A16	g			?
9B16				?
9C ₁₆		(Note 15)		?
9D ₁₆		(Note 15)		?
9E16	Flash memory control register (Note 16)	RW RW	RW RO	0 0 0 0 0 0 1
9F16				?
				<u> </u>

Notes 15 : Do not write to this register.

16 : This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.

Appendix 1. Memory assigment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

?

0

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset. 1 : "1" immediately after reset.
- 0 : Always "0" at reading. 1
- ? : Undefined immediately after
- reset.
- : Always "1" at reading.
- : Always undefined at reading.
- : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics b7 b0	State immediately after reset
A0 16		(Note 17)	?
A1 16			?
A2 16		(Note 17)	?
A3 16			?
A4 16		(Note 17)	?
A5 16			?
A6 16	Waveform output mode register	RW	0016
A7 16	Dead-time timer	WO	?
A8 16	Three-phase output data register 0	RW	0016
A9 16	Three-phase output data register 1	RW	0016
AA 16	Position-data-retain function control register	RW RO RO RO	? 0 0 0 0
AB 16			?
AC 16	Serial I/O pin control register	RWRWRW	0 0 0 0 0 0 0 0
AD 16			?
AE 16	Port P2 pin function control register	RW RW RW RW	0 ? ? ? 0 0 0 0
AF 16			?
B0 16		(Note 17)	?
B1 16		(Note 17)	?
B2 16		(Note 17)	?
B3 16		(Note 17)	?
B4 16		(Note 17)	?
B5 16		(Note 17)	?
B6 16		(Note 17)	?
B7 16		(Note 17)	?
B8 16		(Note 17)	?
B9 16			?
BA 16		(Note 17)	?
BB 16		(Note 17)	?
BC 16	Clock control register 0	RWRWRW (Note 18) RWRW	
BD 16		(Note 17)	?
BE 16		(Note 17)	?
BF 16		(Note 17)	?

Notes 17 : Do not write to this register.

18 : After reset, these bits are allowed to be changed only once.

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

0

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset. 1 : "1" immediately after reset.
- 0 : Always "0" at reading.
- ? : Undefined immediately after
 - reset.
- 1 ?
- : Always "1" at reading.
- : Always undefined at reading.
- : "0" immediately after reset. Fix this bit to "0."

Address	s Register name	Access characteristics b7 b0	State immediately after reset b7 b0
C0 ₁₆			?
C1 16			?
C2 ₁₆			?
C3 ₁₆			?
C416	Up-down register 1	WO RW	0 0 0 0 0 0 0 0
C516			?
C616		RW	?
C7 ₁₆	Timer A5 register	RW	?
C816	T : AA i i	RW	?
C9 ₁₆	Timer A6 register	RW	?
CA16		RW	?
CB16	Timer A7 register	RW	?
CC ₁₆	Timor AQ register	RW	?
CD ₁₆	Timer A8 register	RW	?
CE16	Timor AO register	(Note 19)	?
CF 16	Timer A9 register	(Note 19)	?
D0 16	Timer A01 register	WO	?
D1 16		WO	?
D216	Timer A14 register	WO	?
D316	Timer A11 register	WO	?
D416	Timer A21 register	WO	?
D516		WO	?
D616	Timer A5 mode register	RW	0016
D7 16	Timer A6 mode register	RW	0016
D816	Timer A7 mode register	RW	0016
D916	Timer A8 mode register	RW	0016
DA16	Timer A9 mode register	RW	0016
DB16		(Note 20)	?
DC16	Comparator function select register 0	RW	
DD 16		(Note 20)	?
DE16	Comparator result register 0	RW	
DF 16		(Note 20)	?

Notes 19: The access characteristics at addresses CE16 and CF16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

20: Do not write to this register.

Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

?

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset. 1 : "1" immediately after reset.
- 0 : Always "0" at reading.
- 1 : Always "1" at reading.
- ? : Undefined immediately after reset.
- : Always undefined at reading.
- : "0" immediately after reset. Fix this bit to "0." 0

Addres	S Register name		aracteristics		nediately after reset	
E0 16		b7	b0	b7	b0	
EU 16 E1 16		•	e 21)		?	
E I 16 E2 16			e 21)		?	
			e 21)		?	
E3 16			e 21)		?	
E4 16		•	e 21)		?	
E5 16			e 21)		?	
E6 16			e 21)		?	
E7 16		•	e 21)		?	
E8 16			e 21)		?	
E9 16			e 21)		?	
EA ₁₆		· · ·	e 21)		?	
EB ₁₆			e 21)		?	
EC ₁₆			e 21)	-	?	
ED ₁₆		•	e 21)		?	
EE 16		(Note 21)		?		
EF 16		(Note 21)			?	
F0 16					?	
F1 16		•	e 21)		?	
F2 16		(Not	e 21)		?	
F3 16					?	
F4 16					?	
F5 16	Timer A5 interrupt control register		RW	?	0 0 0 0	
F6 16	Timer A6 interrupt control register		RW	?	0 0 0 0	
F7 16	Timer A7 interrupt control register		RW	?	0 0 0 0	
F8 16	Timer A8 interrupt control register		RW	?	0 0 0 0	
F9 16	Timer A9 interrupt control register		RW	?	0 0 0 0	
FA ₁₆					?	
FB16					?	
FC16					?	
FD ₁₆	INT5 interrupt control register		RW	? 0	0 0 0 0 0	
FE ₁₆	INT6 interrupt control register		RW	? 0	0 0 0 0 0	
FF 16	INT7 interrupt control register		RW	? 0	0 0 0 0 0	

Notes 21 : Do not write to this register.

Appendix 2. Control registers

Appendix 2. Control registers

The control registers allocated in the SFR area are shown on the following pages. Below is the structure diagram for all registers.

			*3\	
		*2	\ *1	$\overline{\}$
XXX re	gister (address XX ₁₆)		b7 b6 b5 b4 b3 b2	<u>² b1\b0</u> '∕I\\ *4
	*5 -			vLl
Bit	Bit name	Function	At reset	(R/W) Reference
0	••• select bit	0 : 1 : The value is "D" at reading.	Undefined	WO 3-10
1	••• select bit	^{b2} ^{b1} 0 0 : 0 1 :	0	RW 3-11
2		10: 11:	0	RW
3	•••flag	0 : 1 :	0	RO 2-6
4	Fix this bit to "0."		0	RW
5	This bit is invalid in mode.		0	RW
6	Nothing is assigned.		Undefined	
7	The va(ue is)0" at reading.		0	
	*6			
*1				
	Blank : Set to "0" or "1" according 0 : Set to "0" at writing.	to the usage.		
	1 : Set to "1" at writing.			
	X : Invalid depending on the	node or state. It may be "0" or "1."		
	: Nothing is assigned.			
*2	0 (0) ¹ issues a dista by a fit and			
	0 : "0" immediately after 1 : "1" immediately after			
	Undefined : Undefined immediate			
*3				
	RW : It is possible to read the b	it state at reading. The written value become	s valid.	
	value may be "0" or "1."	bit state at reading. The written value becom		
		es valid. It is impossible to read the bit state. ading"] is indicated in the "Function" or "Note		
	 It is impossible to read the However, when ["0" at reading. (See *6 above.) 	e bit state. The value is undefined at reading. ading"] is indicated in the "Function" or "Note as invalid. Accordingly, the written value may	" column, the bit is alway	s "0" at
* 4	Reference page for each bit.	,		

Appendix 2. Control registers

	register (i = 1, 2, 5 to 7) ses 316, 616, B16, E16, F16)	b7 b6 b5	b4 b3 b2	2 b1 b0	
Bit	Bit name	Funtion	At reset	R/W	Reference
0	Port pin Pi₀	Data is input from or output to a pin by reading from	Undefined	RW	5-4
1	Port pin Pi1	or writing to the corresponding bit.	Undefined	RW	
2	Port pin Pi ₂	0 : "L" level	Undefined	RW	
3	Port pin Pi₃		Undefined	RW	
4	Port pin Pi₄		Undefined	RW	
5	Port pin Pi₅		Undefined	RW	
6	Port pin Pi ₆		Undefined	RW	
7	Port pin Pi ₇		Undefined	RW	

Notes 1: Nothing is assigned for bits 0 to 4 of the port P5 register. These bits are undefined at reading.

2: Nothing is assigned for bits 6 and 7 of the port P6 register. These bits are undefined at reading.

3: Nothing is assigned for bits 5 to 7 of the port P7 register. These bits are undefined at reading.

Port Pi direction register (i = 1, 2, 5 to 7) (Addresses 5₁₆, 8₁₆, D₁₆, 10₁₆, 11₁₆) b7 b6 b5 b4 b3 b2 b1 b0

(Address	ses 516, 816, D16, 1016, 1116)				
Bit	Bit name	Function	At reset	R/W	Reference
0	Port Pio direction bit	0 : Input mode	0	RW	5-3 Port P1
1	Port Pi1 direction bit	(The port functions as an input port.)	0	RW	11-18 Port P2 6-20
2	Port Pi2 direction bit	1 : Output mode (The port functions as an output port.)	0	RW	7-10
3	Port Pi₃ direction bit		0	RW	8-6 9-9 Port P5 6-20
4	Port Pi4 direction bit		0	RW	8-6 10-13 Port P6
5	Port Pi₅ direction bit		0	RW	5-6
6	Port Pi6 direction bit		0	RW	7-10 Port P7 6-20
7	Port Pi7 direction bit		0	RW	9-9 12-11

Notes 1: Nothing is assigned for bits 0 to 4 of the port P5 direction register. These bits are undefined at reading.

2: Nothing is assigned for bits 6 and 7 of the port P6 direction register. These bits are undefined at reading.

3: Nothing is assigned for bits 5 to 7 of the port P7 direction register. These bits are undefined at reading.

4: Any of bits 0 to 5 of the port P6 direction register becomes "0" by input of a falling edge to pin P6OUTcut/INT4. (Refer to section "5.2.3 Pin P6OUTcut/INT4.")

Appendix 2. Control registers

-D coi	ntrol register 0 (Address 1E16)			b7	b6	b5 0	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function					At reset	R/W	Reference
0	Analog input pin select bits (Valid in the one-shot and repeat	^{b2 b1 b0} 0 0 0 : AN₀ is selected. 0 0 1 : AN₁ is selected.					Undefined	RW	12-7
1	modes.) (Note 1)		(Note 2) (Note 3)				Undefined	RW	
2		1 0 1 : Do not select. 1 1 0 : Do not select. 1 1 1 : Do not select.					Undefined	RW	
3	A-D operation mode select bits	^{b4 b3} 0 0 : One-shot mode 0 1 : Repeat mode					0	RW	
4		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0					0	RW	
5	Fix this bit to "0."						0	RW	
6	A-D conversion start bit	0 : A-D conversion halts. 1 : A-D conversion starts.					0	RW (Note 4)	
7	A-D conversion frequency (ϕ_{AD}) select bit 0	See Table 12.2.1.					0	RW	

Notes 1: These bits are invalid in the single sweep mode and repeat sweep mode 0. (Each may be either "0" or "1.")

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96_{16}) = "0" (output disabled).

3: When using pin AN4, be sure that the D-A1 output enable bit (bit 1 at address 9616) = "0" (output disabled).

4: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

5: Writing to each bit (except write of "0" to bit 6) of the A-D control register 0 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Appendix 2. Control registers

A-D co	ntrol register 1 (Address 1F16)	b7 b6 b5	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
0	A-D sweep pin select bits (Valid in the single sweep mode and	^{b1 b0} 0 0 : Pins AN₀ and AN₁ (2 pins) 0 1 : Pins AN₀ to AN₃ (4 pins) (Note 2)	Undefined	RW	12-7
1	repeat sweep mode 0.) (Note 1)	1 0 : Pins AN ₀ to AN ₄ (5 pins) (Notes 2, 3) 1 1 : Do not select.	Undefined	RW	
2	Fix this bit to "0."		0	RW	
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW	
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW	
5	Fix this bit to "0."		0	RW	
6	VREF connection select bit (Note 4)	0 : Pin V _{REF} is connected. 1 : Pin V _{REF} is disconnected.	0	RW	12-8 16-7
7	The value is "0" at reading.		0	_	

Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either "0" or "1.")

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96_{16}) = "0" (output disabled).

3: When using pin AN4, be sure that the D-A1 output enable bit (bit 1 at address 9616) = "0" (output disabled).

4: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 µs or more has elapsed. 5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Appendix 2. Control registers

When 8-bit resolution mode is selected

A-D register 0 (Addresses 21₁₆, 20₁₆) A-D register 1 (Addresses 23₁₆, 22₁₆)

A-D register 2 (Addresses 2516, 2416)

A-D register 3 (Addresses 27₁₆, 26₁₆)

A-D register 4 (Addresses 2916, 2816)

0				
Bit	Function	At reset	R/W	Reference
7 to 0	Reads an A-D conversion result.	Undefined	RO	12-8
15 to 8	The value is "0" at reading.	0	-	

(b15)

b7

■ When 10-bit resolution mode is selected

A-D register 0 (Addresses 21₁₆, 20₁₆)
A-D register 1 (Addresses 23₁₆, 22₁₆)
A-D register 2 (Addresses 25₁₆, 24₁₆)
A-D register 3 (Addresses 27₁₆, 26₁₆)
A-D register 4 (Addresses 29₁₆, 28₁₆)



(b8) b0 b7

b0

Bit	Function	At reset	R/W	Reference
9 to 0	Reads an A-D conversion result.	Undefined	RO	12-8
15 to 10	The value is "0" at reading.	0	_	

When comparator function is selected

A-D reg A-D reg A-D reg	ister 0 (Addresses 21 ₁₆ , 20 ₁₆) ister 1 (Addresses 23 ₁₆ , 22 ₁₆) ister 2 (Addresses 25 ₁₆ , 24 ₁₆) ister 3 (Addresses 27 ₁₆ , 26 ₁₆) ister 4 (Addresses 29 ₁₆ , 28 ₁₆) (b15) (b8) b7 b0 b7		b0]
Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from " 00_{16} " to "FF ₁₆ " can be set.	Undefined	RO	12-8
	The set value is compared with the input voltage. The value is undefined at reading.			
15 to 8	The value is "0" at reading.	0	_	

Note: When the comparator function is selected, writing to and reading from the A-D register i must be performed while the A-D converter halts.

b0

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

UART0 transmit/receive mode register (Address 30₁₆) UART1 transmit/receive mode register (Address 38₁₆)

UART1	transmit/receive mode register	(Address 3816)			
Bit	Bit name	Function	At reset	R/W	Reference
0	Serial I/O mode select bits	^{b2 b1 b0} 0 0 0 : Serial I/O is invalid. (P1 functions as a programmable I/O port.) 0 0 1 : Clock synchronous serial I/O mode		RW	11-5
1		$\left.\begin{array}{c} 0 \ 1 \ 0 \\ 0 \ 1 \ 1 \\ \end{array}\right\} \text{ Do not select.}$	0	RW	
2	-	1 0 0 : UART mode (Transfer data length = 7 bits) 1 0 1 : UART mode (Transfer data length = 8 bits) 1 1 0 : UART mode (Transfer data length = 9 bits) 1 1 1 : Do not select.	0	RW	
3	Internal/External clock select bit	0 : Internal clock 1 : External clock	0	RW	
4	Stop bit length select bit (Valid in UART mode) (Note)	0 : One stop bit 1 : Two stop bits	0	RW	
5	Odd/Even parity select bit (Valid in UART mode when parity enable bit = "1.") (Note)	0 : Odd parity 1 : Even parity	0	RW	
6	Parity enable bit (Valid in UART mode) (Note)	0 : Parity disabled 1 : Parity enabled	0	RW	
7	Sleep select bit (Valid in UART mode) (Note)	0 : Sleep mode terminated (Invalid) 1 : Sleep mode selected	0	RW	

Note: Bits 4 to 6 are invalid in the clock synchronous serial I/O mode. (Each may be either "0" or "1.") Additionally, fix bit 7 to "0."

UART0 baud rate register (BRG0) (Address 31 ₁₆)
UART1 baud rate register (BRG1) (Address 39 ₁₆)

Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from " 00_{16} " to "FF ₁₆ " can be set. Assuming that the set value = n, BRGi divides the count source frequency by (n + 1).	Undefined	WO	11-14

b7

Note: Writing to this register must be performed while the transmission/reception halts. Use the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this register.

	(t transmit buffer register (Addresses 3316, 3216) transmit buffer register (Addresses 3B16, 3A16)	b15) (b8) b7 b0	b7	b0	
Bit	Function		At reset	R/W	Reference
8 to 0	Transmit data is set.		Undefined	WO	11-11
15 to 9	Nothing is assigned.		Undefined	-	

Note: Use the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this register.

Appendix 2. Control registers

UART0 transmit/receive control register 0 (Address 34₁₆) UART1 transmit/receive control register 0 (Address 3C₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	BRG count source select bits	b1 b0 0 0 : Clock f2 0 1 : Clock f16	0	RW	11-7
1		1 0 : Clock f ₆₄ 1 1 : Clock f ₅₁₂	0	RW	-
2	CTS/RTS function select bit (Note 1)	0 : The \overline{CTS} function is selected. 1 : The RTS function is selected.	0	RW	_
3	Transmit register empty flag	 0 : Data is present in the transmit register. (Transmission is in progress.) 1 : No data is present in the transmit register. (Transmission is completed.) 	1	RO	
4	CTS/RTS enable bit	0 : The $\overline{\text{CTS}}/\overline{\text{RTS}}$ function is enabled. 1 : The $\overline{\text{CTS}}/\overline{\text{RTS}}$ function is disabled.	0	RW	-
5	UARTi receive interrupt mode select bit	0 : Reception interrupt 1 : Reception error interrupt	0	RW	-
6	CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	 0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, transfer clock, receive data is input. When not in transferring, pin CLKi's level is "L." 	0	RW	-
7	Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : LSB (Least Significant Bit) first 1 : MSB (Most Significant Bit) first	0	RW	

Notes 1: Valid when the CTS/RTS enable bit (bit 4) is "0" and CTS/RTS separate select bit (bit 0 or 1 at address AC₁₆) is "0." 2: Fix these bits to "0" in the UART mode or when serial I/O is disabled.

UART0 transmit/receive control register 1 (Address 35₁₆) UART1 transmit/receive control register 1 (Address 3D₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	RW	11-9
1	Transmit buffer empty flag	0 : Data is present in the transmit buffer register.1 : No data is present in the transmit buffer register.	1	RO	-
2	Receive enable bit	0 : Reception disabled 1 : Reception enabled	0	RW	
3	Receive complete flag	0 : No data is present in the receive buffer register.1 : Data is present in the receive buffer register.	0	RO	
4	Overrun error flag	0 : No overrun error 1 : Overrun error detected	0	RO	_
5	Framing error flag (Note) (Valid in UART mode)	0 : No framing error 1 : Framing error detected	0	RO	
6	Parity error flag (Note) (Valid in UART mode)	0 : No parity error 1 : Parity error detected	0	RO	
7	Error sum flag (Note) (Valid in UART mode)	0 : No error 1 : Error detected	0	RO	

Note: Bits 5 to 7 are invalid in the clock synchronous serial I/O mode.

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

	receive buffer register (Addresses 37_{16} , 36_{16}) receive buffer register (Addresses $3F_{16}$, $3E_{16}$)		b0	
Bit	Function	At reset	R/W	Reference
8 to 0	Receive data is read out from here.	Undefined	RO	11-13
15 to 9	The value is "0" at reading.	0	_	IJ

Count start register 0 (Address 4016)

Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 count start bit	0 : Stop counting	0	RW	7-7
1	Timer A1 count start bit	1 : Start counting	0	RW	
2	Timer A2 count start bit		0	RW	
3	Timer A3 count start bit		0	RW	
4	Timer A4 count start bit		0	RW	
5	Timer B0 count start bit		0	RW	8-4
6	Timer B1 count start bit		0	RW	
7	Timer B2 count start bit		0	RW	

Count start register 1 (Address 41₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A5 count start bit	0 : Stop counting	0	RW	7-7
1	Timer A6 count start bit	1 : Start counting	0	RW	
2	Timer A7 count start bit		0	RW	
3	Timer A8 count start bit		0	RW	
4	Timer A9 count start bit		0	RW	
7 to 5	Nothing is assigned.		Undefined	_	\square

Appendix 2. Control registers

One-sho	ot start register 0 (Address 4216	b7 b6 b5	b4 b3 b2	2 b1 b0]
Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 one-shot start bit	1 : Start outputting one-shot pulse.	0	WO	7-33
1	Timer A1 one-shot start bit	(Valid when an internal trigger is selected.)	0	wo	-
2	Timer A2 one-shot start bit	The value is "0" at reading.	0	WO	-
3	Fix this bit to "0."		0	WO	-
4	Timer A4 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading.	0	WO	-
6, 5	Nothing is assigned.		Undefined	-	-
7	Fix this bit to "0."		0	RW	

One-shot start register 1 (Address 43₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0				0	0	0	0

Bit	Bit name	Function	At reset	R/W	Reference
3 to 0	Fix these bits to "000."		0	WO	7-33
4	Timer A9 one-shot start bit	 Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading. 	0	WO	
6, 5	Nothing is assigned.		Undefined	_	
7	Fix this bit to "0."		0	RW	\bigcirc

Appendix 2. Control registers

 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0

Up-down register 0 (Address 44₁₆)

Up-down register 1 (Address C416)

					-
Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 up-down bit	0 : Countdown 1 : Countup	0	RW	7-24
1	Timer A1 up-down bit	This function is valid when the contents of the up-	0	RW	-
2	Timer A2 up-down bit	down register is selected as the up-down switching factor.	0	RW	-
3	Fix this bit to "0."		0	RW	
4	Timer A4 up-down bit	0 : Countdown 1 : Countup	0	RW	7-24
		This function is valid when the contents of the up- down register is selected as the up-down switching factor.			
5	Timer A2 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled		WO (Note)	7-26
		When not using the two-phase pulse signal processing function, clear the bit to "0." The value is "0" at reading.			
6	Fix this bit to "0."		0	WO (Note)	
7	Timer A4 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to "0." The value is "0" at reading.		WO (Note)	7-26

Note: Use the MOVM (MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7.

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0 0

Bit	Bit name	Function	At reset	R/W	Reference
3 to 0	Fix these bits to "0000."		0	RW	7-24
4	Timer A9 up-down bit	0 : Countdown 1 : Countup	0	RW	
_		This function is valid when the contents of the up- down register is selected as the up-down switching factor.			
6, 5	Fix these bits to "00."		0	WO (Note)	
7	Timer A9 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to "0." The value is "0" at reading.	0	WO (Note)	7-26

Note: Use the MOVM(MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7.

Appendix 2. Control registers

Timer A	clock division select register (A	ddress 4516)	b7 b6 b5	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function		At reset	R/W	Reference
0	Timer A clock division select bits	See Table 7.2.3.		0	RW	7-6
1				0	RW	
7 to 2	The value is "0" at reading.			0	_	IJ

Timer A0 register (Addresses 47₁₆, 46₁₆) Timer A1 register (Addresses 49₁₆, 48₁₆) Timer A2 register (Addresses 4B₁₆, 4A₁₆) Timer A3 register (Addresses 4D₁₆, 4C₁₆) Timer A4 register (Addresses 4F₁₆, 4E₁₆) Timer A5 register (Addresses C7₁₆, C6₁₆) Timer A6 register (Addresses C9₁₆, C8₁₆) Timer A7 register (Addresses CB₁₆, CA₁₆) Timer A8 register (Addresses CD₁₆, CC₁₆) Timer A9 register (Addresses CF₁₆, CE₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

	((b15) _b7	(b8) b0		b0	
Bit	Function	1		At reset	R/W	Reference
15 to 0	These bits have different functions according to	the operating mode.		Undefined	RW	7-5

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register (i = 0 to 4) (Addresses 56₁₆ to 5A₁₆)

Timer Ai mode register (i = 5 to 9) (Addresses $D6_{16}$ to DA_{16})

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode 0 1 : Event counter mode	0	RW	7-8
1	- (Note)	1 0 : One-shot pulse mode 1 1 : Pulse width modulation (PWM) mode.	0	RW	
2	These bits have different function	hs according to the operating mode.	0	RW	
3			0	RW	
4			0	RW	
5	_		0	RW	
6			0	RW	
7			0	RW	

Note: For timers A3 and A5 to A8, fix these bits to "00"; do not select "012," "102," and "112."

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

■ Timer mode

Timer A0 register (Addresses 47_{16} , 46_{16}) Timer A1 register (Addresses 49_{16} , 48_{16}) Timer A2 register (Addresses $4B_{16}$, $4A_{16}$) Timer A3 register (Addresses $4D_{16}$, $4C_{16}$) Timer A4 register (Addresses $4F_{16}$, $4E_{16}$) Timer A5 register (Addresses C7₁₆, C6₁₆) Timer A6 register (Addresses C9₁₆, C8₁₆) Timer A7 register (Addresses CB₁₆, CA₁₆) Timer A8 register (Addresses CD₁₆, CC₁₆) Timer A9 register (Addresses CF₁₆, CE₁₆)

(b15) (b8) b7 b0 b7 b0

Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from " 0000_{16} " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW	7-12

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register ((i = 0 to 2, 4, 9) (Addr	esses 5616 to 5816, 5A16, I	
Timer Aj mode register (J = 0 (0 2, 4, 9) (Addi	esses 3016 10 3016, 3A16, 1	DA16)

		· · · · · · · · · · · · · · · · · · ·			
Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode	0	RW	7-12
1	_		0	RW	10-14
2	Pulse output function select bit	 0 : No pulse output (TAjout pin functions as a programmable I/O port pin.) 1 : Pulse output (TAjout pin functions as a pulse output pin.) 	0	RW	7-16
3	Gate function select bits	 b4 b3 0 0 : No gate function 0 1 : ∫ (TAj_{IN} pin functions as a programmable I/O port pin.) 1 0 : Gate function 	0	RW	7-15
4		 (Counter is active only while TAj_{IN} pin's input signal is at "L" level.) 11: Gate function (Counter is active only while TAj_{IN} pin's input signal is at "H" level.) 	0	RW	-
5	Fix this bit to "0" in timer mode.	·	0	RW	
6	Count source select bits	See Table 7.2.3.	0	RW	7-6
7			0	RW	

Timer Ak mode register (k = 3, 5 to 8) (Addresses 59_{16} , D6₁₆ to D9₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode	0	RW	7-12
1	-		0	RW	
5 to 2	Fix these bits to "0000" in timer mode.		0	RW	
6	Count source select bits	See Table 7.2.3.	0	RW	7-6
7			0	RW	

Appendix 2. Control registers

Event counter mode

Timer A0 register (Addresses 47₁₆, 46₁₆) Timer A1 register (Addresses 49₁₆, 48₁₆) Timer A2 register (Addresses 4B₁₆, 4A₁₆) Timer A4 register (Addresses 4F₁₆, 4E₁₆) Timer A9 register (Addresses CF₁₆, CE₁₆)

(b15) (b8) b7 b0 b7 b0

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Function	At reset	R/W	Reference
	Any value in the range from "000016" to "FFFF16" can be set. Assuming that the set value = n, the counter divides the count source frequency by $(n + 1)$ during countdown, or by (FFF16 - n + 1) during countup. When reading, the register indicates the counter value.	Undefined	RW	7-20

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Aj mode register (j = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)


					l
Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 1 : Event counter mode	0	RW	7-20
1			0	RW	-
2	Pulse output function select bit	 0 : No pulse output (TAjout pin functions as a programmable I/O port pin.) 1 : Pulse output (TAjout pin functions as a pulse output pin.) 	0	RW	7-26
3	Count polarity select bit	0 : Counts at falling edge of external signal 1 : Counts at rising edge of external signal	0	RW	7-20
4	Up-down switching factor select bit	0 : Contents of up-down register 1 : Input signal to TAjou⊤ pin	0	RW	7-24
5	Fix this bit to "0" in event counter mode.		0	RW	
6	These bits are invalid in event counter mode.		0	RW	
7			0	RW	V

X : It may be either "0" or "1."

Appendix 2. Control registers

■ One-shot pulse mode

Timer A0 register (Addresses 47₁₆, 46₁₆) Timer A1 register (Addresses 49₁₆, 48₁₆) Timer A2 register (Addresses 4B₁₆, 4A₁₆) Timer A4 register (Addresses 4F₁₆, 4E₁₆) Timer A9 register (Addresses CF₁₆, CE₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "000016" to "FFFF16" can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse which is output from the TAjouT pin is expressed as follows : $\frac{n}{f_{i.}}$	Undefined	WO	7-30 10-13

fi: Frequency of count source

Note: Use the MOVM or STA(STAD) instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

Timer A	j mode register (j = 0 to 2, 4, 9)	(Addresses 5616 to 5816, 5A16, DA16)	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	1 0 : One-shot pulse mode	0	RW	7-30
1			0	RW	
2	Fix this bit to "1" in one-shot pulse mode.		0	RW	
3	Trigger select bits	 b4 b3 0 0 : Writing "1" to one-shot start bit 0 1 : ∫ (TAjiN pin functions as a programmable I/O 	0	RW	7-33
4		port pin.) 1 0 : Falling edge of TAjı∾ pin's input signal 1 1 : Rising edge of TAjı∾ pin's input signal	0	RW	
5	Fix this bit to "0" in one-shot pulse mode.		0	RW	
6	Count source select bits	See Table 7.2.3.	0	RW	7-6
7			0	RW	

Appendix 2. Control registers


Pulse width modulation (PWM) mode

<When operating as a 16-bit pulse width modulator>

```
Timer A0 register (Addresses 4716, 4616)
```

Timer A1 register (Addresses 49₁₆, 48₁₆) Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4E16, 4E16) Timer A9 register (Addresses CF16, CE16)



Bit	Function	At reset	R/W	Reference
15 to 0	Assuming that the set value = n, the "H" level width of the PWM pulse which is output from the TAjour pin is expressed as follows : $\frac{n}{f_i}$	Undefined	WO	7-39
	$(PWM pulse period = \frac{2^{16}-1}{f_i})$			IJ

fi: Frequency of count source

Note: Use the **MOVM** or **STA(STAD)** instruction for writing to this register. Writing to this register must be performed in a unit of 16 bits.

<When operating as an 8-bit pulse width modulator>

Timer A0	register	(Addresses	4716,	4616)
Timer A1	register	(Addresses	4916,	4816)
T'				4 4	`

Timer A2 register (Addresses 4B₁₆, 4A₁₆) Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A9 register (Addresses CF16, CE16)

(b8) b0 b7	b0
	b0_b7

Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = m, the period of the PWM pulse which is output from the TAjout pin is expressed as follows: $(m + 1) (2^8 - 1) f_i$	Undefined	WO	7-39
15 to 8	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the PWM pulse which is output from the TAjour pin is expressed as follows: $\frac{n(m + 1)}{f_1}$	Undefined	WO	

fi: Frequency of count source

Note: Use the MOVM or STA(STAD) instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

Timer Aj mode	register (i = 0 to 2,	4, 9) (Addresses	5616 to 5816,	5A16,	DA16)
		., ., .,	,	,	,

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Referenc
0	Operating mode select bits	^{b1 b0} 1 1 : PWM mode	0	RW	7-39
1			0	RW	
2	Fix this bit to "1" in PWM mode.		0	RW	-
3	Trigger select bits	b4 b3 0 0 : Writing "1" to count start bit 0 1 : (TAj _{IN} pin functions as a programmable I/O	0	RW	7-42
4		port pin.) 1 0 : Falling edge of TAjıℕ pin's input signal 1 1 : Rising edge of TAjıℕ pin's input signal	0	RW	-
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RW	7-43
6	Count source select bits	See Table 7.2.3.	0	RW	7-6
7			0	RW	-

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

Timer B	30 register (Addresses 5116, 5016) 31 register (Addresses 5316, 5216) 32 register (Addresses 5516, 5416)	(b15) b7	(b8) b0		b0	
Bit	Func	tion		At reset	R/W	Reference
15 to 0	These bits have different functions according	g to the operating r	node.	Undefined	RW	8-3

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses $5B_{16}$ to $5D_{16}$)

				<u> </u>	
Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode 0 1 : Event counter mode	0	RW	8-4
1		1 0 : Pulse period/Pulse width measurement mode 1 1 : Do not select.	0	RW	
2	These bits have different functior	hs according to the operating mode.	0	RW	
3			0	RW	
4			0	RW	
5	-		Undefined	RO (Note)	
6			0	RW	
7			0	RW	

Note: Bit 5 is invalid in the timer and event counter modes; its value is undefined at reading.

Appendix 2. Control registers

■ Timer mode

Timer B2 register (Addresses 5516, 5216)	Timer B0 register (Addresses 5116, 5016)	(b15) b7	(b8) b0 b7	b0
Timer B2 register (Addresses 5516, 5416)	Timer B1 register (Addresses 5316, 5216)		I	
	Timer B2 register (Addresses 5516, 5416)		I	

Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from " 0000_{16} " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW	8-9

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses $5B_{16}$ to $5D_{16}$)

b7 b6 b5 b4 b3 b2 b1 b0 X X X X 0 0

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode	0	RW	8-9
1			0	RW	
2	These bits are invalid in timer me	ode.	0	RW	
3			0	RW	
4	-		0	RW	
5	This bit is invalid in timer mode;	its value is undefined at reading.	Undefined	RO	
6	Count source select bits	b7 b6 0 0 : f2 0 1 : f16	0	RW	8-7
7		1 0 : f ₆₄ 1 1 : f ₅₁₂	0	RW	

X : It may be either "0" or "1."

Appendix 2. Control registers

Event counter mode


Timer B	30 register (Addresses 5116, 5016) 31 register (Addresses 5316, 5216) 32 register (Addresses 5516, 5416)	(b15) b7	(b8) b0 b7		b0		
Bit	Func	ction		At reset	R/W	Reference	
15 to 0	Any value in the range from "000016" to "FFF	F ₁₆ " can be set.		Undefined	RW	8-14	

 When reading, the register indicates the counter value.

Assuming that the set value = n, the counter divides the count source frequency by (n + 1).

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timor Di modo rogistor	(i - 0 + 2)	(Addroggg	ED. to ED.
Timer Bi mode register	(1 - 0.02)	(Audiesses	JD16 (U JD16)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 1 : Event counter mode	0	RW	8-14
1			0	RW	
2	Count polarity select bits	 ^{b3 b2} 0 0 : Count at falling edge of external signal 0 1 : Count at rising edge of external signal 	0	RW	
3		1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select. (Note)	0	RW	
4	This bit is invalid in event counter mode.		0	RW	
5	This bit is invalid in event counter mode; its value is undefined at reading.		Undefined	RO	
6	These bits are invalid in event counter mode.		0	RW	
7			0	RW	IJ

X : It may be either "0" or "1."

Note: When the timer B2 clock source select bit (bit 6 at address 63₁₆) = "1," be sure to fix these bits to "01₂" (count at the rising edge of the external signal).

Appendix 2. Control registers

Pulse period/Pulse width measurement mode

Timer B0 register (Addresses 51₁₆, 50₁₆) Timer B1 register (Addresses 53₁₆, 52₁₆) Timer B2 register (Addresses 55₁₆, 54₁₆)

Timer B	32 register (Addresses 5516, 5416)			I
Bit	Function	At reset	R/W	Reference
15 to 0	The measurement result of pulse period or pulse width is read out.	Undefined	RO	8-21

(b15) _b7

Г

Note: Reading from this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses $5B_{16}$ to $5D_{16}$)

b7 b6 b5 b4 b3 b2 b1 b0

b0

(b8) b0 b7

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	1 0 : Pulse period/Pulse width measurement mode	0	RW	8-21
1	-		0	RW	
2	Measurement mode select bits	 b3 b2 0 0 : Pulse period measurement (Interval between falling edges of measurement pulse) 0 1 : Pulse period measurement (Interval between rising edges of measurement pulse) 	0	RW	8-23
3	-	 1 0 : Pulse width measurement (Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of measurement pulse) 1 1 : Do not select. 	0	RW	-
4	Count-type select bit	0 : Counter clear type 1 : Free-run type	0	RW	-
5	Timer Bi overflow flag (Note)	0 : No overflow 1 : Overflowed	Undefined	RO	8-24
6	Count source select bits	b7 b6 0 0 : f2 0 1 : f16	0	RW	8-7
7		1 0 : f ₆₄ 1 1 : f ₅₁₂	0	RW	

Note: The timer Bi overflow flag is cleared to "0" when a value is written to the timer Bi mode register with the count start bit = "1." This flag cannot be set to "1" by software.

Appendix 2. Control registers

		· · · · · · · · · · · · · · · · · · ·			
Bit	Bit name	Function	At reset	R/W	Reference
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW	2-20
1		1 0 : Do not select. 1 1 : Do not select.	0	RW	
2	Any of these bits may be either "0" or "1."		0	RW	
3	-		1	RW	
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW	6-12
5	-	1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW	
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO	3-3
7	Fix this bit to "0."		0	RW	

X : It may be either "0" or "1."

Processor mode register 1 (Address 5F₁₆)

 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 0
 0
 0
 0
 0
 X

Bit	Bit name	Function	At reset	R/W	Reference
0	This bit may be either "0" or "1."			RW	\square
1	Direct page register switch bit	0 : Only DPR0 is used. 1 : DPR0 through DPR3 are used.	0	RW (Note 1)	2-6
6 to 2	Fix these bits to "00000."		0	RW	\square
7	Internal ROM bus cycle select bit (Note 2)	0:3¢ 1:2¢	0	RW	2-12

X : It may be either "0" or "1."

Notes 1: After reset, this bit is allowed to be changed only once. (During the software execution, be sure not to change this bit's content.)

2: To reprogram the internal flash memory by using the CPU reprogramming mode, clear this bit to "0." (Refer to section "19.2 Flash memory CPU reprogramming mode.")

Appendix 2. Control registers

Watchde	b7 b7		b0]
Bit	Function	At reset	R/W	Reference
7 to 0	Initializes the watchdog timer. When dummy data has been written to this register, the watchdog timer's value is initialized to "FFF16" (dummy data: 0016 to FF16).	Undefined		14-3

Watchdog timer frequency select register (Address 61₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	Watchdog timer frequency select bit	0 : Wf ₅₁₂ 1 : Wf ₃₂	0	RW	14-3
5 to 1	Nothing is assigned.		Undefined	_	
6	Watchdog timer clock source select bits at STP termination	^{b7 b6} 0 0 : fX ₃₂ 0 1 : fX ₁₆	0	RW	14-3 15-7
7		1 0 : fX ₁₂₈ 1 1 : fX ₆₄	0	RW	

b7 b6 b5 b4 b3 b2 b1 b0

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

b7 b6 b5 b4 b3 b2 b1 b0

0

0

Particular function select register 0 (Address 6216)

Bit	Bit name	Function	At reset	R/W	Reference
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note)	15-4
1	External clcok input select bit	 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 	0	RW (Note)	4-10 15-5 16-4
7 to 2	Fix these bits to "000000."		0	RW	\bigtriangledown

Note: Writing to these bits requires the following procedure:

• Write "55₁₆" to this register. (The bit status does not change only by this writing.)

• Succeedingly, write "0" or "1" to each bit.

Also, use the **MOVMB** (MOVM when m = 1) instruction or **STAB** (STA when m = 1) instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Particular function select register 1 (Address 63₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2)	15-6
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note 2)	
2	Fix this bit to "0."		0	RW	
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f _{sys} is active. 1 : In the wait mode, system clock f _{sys} is inactive.	0	RW	16-5
4	Fix this bit to "0."		0	RW	
5	The value is "0" at reading.		0	_	
6	Timer B2 clock source select bit (Valid in event counter mode.)	0 : External signal input to the TB2 \space{thm} pin is counted. 1 : fX_{32} is counted.	0	RW	8-15
7	The value is "0" at reading.		0	_	

Notes 1: At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset.

2: Even when "1" is written, the bit status will not change.

3: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.

Appendix 2. Control registers

Particula	ar function select register 2 (Address 6416)	7		b0	
Bit	Function		At reset	R/W	Reference
7 to 0	Disables the watchdog timer. When values of "79 ₁₆ " and "50 ₁₆ " succeedingly in this order, the watchdog timer will stop its operation.		Undefined		14-4

Note: After reset, this register can be set only once. Writing to this register requires the following procedure:

• Write values of "7916" and "5016" to this register succeedingly in this order.

• For the above writing, be sure to use the **MOVMB** (**MOVM** when m = 1) instruction or the **STAB** (**STA** when m = 1). Note that the following: if an interrupt occurs between writing of "79₁₆" and next writing of "50₁₆," the watchdog timer does not stop its operation.

If any of the following has been performed after reset, writing to this register will be disabled from that time:

• If this register is read out.

• If writing to this register is performed by the procedure other than the above procedure.

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

1

0

Debug	control register 0 (Address 6616)		04 b3 b2	2 b1 b0	_
Bit	Bit name	Function	At reset	R/W	Reference
0	Detect condition select bits (Note 1)	0 0 0 : Do not select. 0 0 1 : Address matching detection 0	(Note 2)	RW	17-3
1		0 1 0 : Address matching detection 1 0 1 1 : Address matching detection 2 1 0 0 : Do not select. 1 0 1 : Out-of-address-area detection 1 1 0 : 1 1 1 : Do not select.	(Note 2)	RW	
2			(Note 2)	RW	
3	Fix these bits to "00."		(Note 2)	RW	
4			(Note 2)	RW	
5	Detect enable bit	0 : Detection disabled. 1 : Detection enabled.	(Note 2)	RW	
6	Fix this bit to "0."		(Note 2)	RW	
7	The value is "1" at reading.		1	_	

Notes 1: These bits are valid when the detect enable bit (bit 5) = "1." Therefore, these bits must be set before or simultaneously with setting of the detect enable bit to "1."

2: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.

Debug control register 1 (Address 67₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	Fix this bit to "0."		(Note 1)	RW	17-4
1	The value is "0" at reading.		(Note 1)	RO	-
2	Address compare register access enable bit (Note 2)	0 : Disabled. 1 : Enabled.	0	RW	-
3	Fix this bit to "1" when using the debug function.			RW	-
4	Nothing is assigned.		Undefined		_
5	While a debugger is not used, the value is "0" at reading. While a debugger is used, the value is "1" at reading.		0	RO	-
6	Address-matching-detection 2 decision bit (Valid when the address match- ing detection 2 is selected.)	0 : Matches with the contents of the address compare register 0.1 : Matches with the contents of the address compare register 1.	0	RO	
7	The value is "0" at reading.		0	_	[

Notes 1: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.
2: Be sure to set this bit to "1" immediately before the access to the address compare registers 0 and 1 (addresses 68₁₆ to 6D₁₆). Then, be sure to clear this bit to "0" immediately after this access.

	s compare register 0 (Addresses 6A ₁₆ to 68 ₁₆)	6) (b15)) b7 	(b8) b0 b7	b0	
Bit	Function			R/W	Reference
23 to 0	The address to be detected (in other words, the start address of instructions) is set here.		Undefined	RW	17-5

Note: When accessing these registers, be sure to set the address compare register access enable bit (bit 2 at address 67₁₆) to "1" immediately before this access. Then, be sure to clear this bit to "0" immediately after this access.

Appendix 2. Control registers

INT₃ to INT₇ interrupt control registers (Addresses 6E₁₆, 6F₁₆, FD₁₆, FE₁₆, FF₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW	6-7
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW	
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW	
3	Interrupt request bit (Note 1)	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note 2)	
4	Polarity select bit	 0 : The interrupt request bit is set to "1" at "H" level when level sense is selected; this bit is set to "1" at falling edge when edge sense is selected. 1 : The interrupt request bit is set to "1" at "L" level when level sense is selected; this bit is set to "1" at rising edge when edge sense is selected. 	0	RW	6-18
5	Level sense/Edge sense select bit	0 : Edge sense 1 : Level sense	0	RW	
7,6	Nothing is assigned.		Undefined	_	\square

Notes 1: The interrupt request bits of INT₃ to INT₇ interrupts are invalid when the level sense is selected.
2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

A-D conversion, UART0 and 1 transmit, UART0 and 1 receive, timers A0 to A4, timers B0 to B2 interrupt control registers (Addresses 70_{16} to $7C_{16}$)

Timers A5 to A9 interrupt control registers (Addresses F516 to F916)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW	6-7 Timer Ai
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW	7-9 Timer Bi 8-5
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW	UART0 UART1 11-15
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0 (Note 1)	RW (Note 2)	A-D 12-10
7 to 4	Nothing is assigned.		Undefined	I	

Notes 1: The A-D conversion interrupt request bit is undefined after reset.

2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

Appendix 2. Control registers

Undefined

b7 b6 b5 b4 b3 b2 b1 b0

RO

Externa	l interrupt input read register (A		b4 b3 b2	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
2 to 0	The value is undefined at reading	. Ur		RO	6-18
3	INT ₃ read out bit	The input level at the corresponding pin is read out.	Undefined	RO	
4	INT ₄ read out bit	0 : "L" level	Undefined	RO	
5	INT₅ read out bit	1 : "H" level	Undefined	RO	
6	INT ₆ read out bit		Undefined	RO	
0			Chaolinica		

D-A control register (Address 96₁₆)

INT₇ read out bit

7

Bit	Bit name	Function	At reset	R/W	Reference
0	D-A ₀ output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)	0	RW	13-3
1	D-A1 output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)	0	RW	
7 to 2	Nothing is assigned.		Undefined	—	

Notes 1: Pin DA_i is multiplexed with an analog input pin, external interrupt input pin, and trigger input pin in the pulse output port mode. When a D-A_i output enable bit = "1" (in other words, output is enabled.), however, the corresponding pin cannot function as any other multiplexed input/output pin (including a programmable I/O port pin).

2: When not using the D-A converter, be sure to clear this bit to "0."

D-A register i (i = 0 and 1) (Addresses 98₁₆ and 99₁₆)

_	Bit	Function	At reset	R/W	Reference
-	7 to 0	Any value in the range from 0016 through FF16 can be set (Note), and this value will be D-A converted and will be output.	0	RW	13-3

Note: When not using the D-A converter, be sure to clear the contents of these bits to "0016."

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

Flash memory control register (Address 9E₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	RY/ BY status bit	 0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.) 	1	RO	19-10 19-11
1	CPU reprogramming mode select bit	0 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.	0	RW (Notes 1, 2)	
2	The value is "0" at reading.		0	_	
3	Flash memory reset bit (Note 3)	Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset.		RW (Note 4)	
4	The value is "0" at reading.		0	_	
5	User ROM area select bit (Valid in boot mode) (Note 5)	0 : Access to boot ROM area 1 : Access to user ROM area	0	RW (Note 2)	
7, 6	The value is "0" at reading.		0	—	l,

Notes 1: In order to set this bit to "1," write "0" followed with "1" successively; while in order to clear this bit "0," write "0."

2: Writing to this bit must be performed in an area other than the internal flash memory.

3: This bit is valid when the CPU reprogramming mode select bit (bit 1) = "1": on the other hand, when the CPU reprogramming mode select bit = "0," be sure to fix this bit to "0." Rewriting of this bit must be performed with the CPU reprogramming mode select bit = "1."

4: After writing of "1" to this bit, be sure to confirm the RY/\overline{BY} status bit (bit 0) becomes "1"; and then, write "0" to this bit.


5: When MD1 = Vss level, this bit is invalid. (It may be either "0" or "1.")

Appendix 2. Control registers

Waveform output mode register (Address A616)

Three-phase waveform mode

Waveform output mode register (Address A6₁₆)



b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Waveform output select bits	^{b2b1b0} 1 0 0 : Three-phase waveform mode	0	RW	10-6
1	(Note 1)		0	RW	-
2			0	RW	-
3	Three-phase output polarity set buffer (Valid in three-phase mode 1) (Note 2)	0 : "H" output 1 : "L" output	0	RW	_
4	Three-phase mode select bit	0 : Three-phase mode 0 1 : Three-phase mode 1	0	RW	_
5	Invalid in the three-phase waveform m	node.	0	RW	-
6	Dead-time timer trigger select bit (Note 3)	0: Both falling and rising edges of one-shot pulse for timers A0 to A21: Only the falling edge of one-shot pulse for timers A0 to A2	0	RW	_
7	Waveform output control bit	0 : Waveform output disabled 1 : Waveform output enabled	0	RW	

X: It may be either "0" or "1."

Notes 1: When not using the pulse output mode and three-phase waveform mode, be sure to fix these bits to "0002."

- **2**: This bit is invalid in three-phase mode 0.
- 3: When the saw-tooth-wave modulation output is performed, be sure to fix this bit to "0."
- 4: Writing to any of bits 0 to 6 must be performed while counting for timers A0 to A3 halts.

Pulse output mode

Waveform output mode register (Address A616)

Bit	Bit name	Function	At reset	R/W	Reference
0	Waveform output select bits	See Table 9.2.1.	0	RW	9-4
1	(Note)	(Note)	0	RW	
2			0	RW	
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW	_
4	Pulse width modulation timer	See Table 9.2.2.	0	RW	
5	select bit		0	RW	-
6	Waveform output control bit 0	When pulse mode 0 is selected, 0: RTP10, RTP11: pulse outputs are disabled. 1: RTP10, RTP11: pulse outputs are enabled. When pulse mode 1 is selected, fix this bit to "0."	0	RW	
7	Waveform output control bit 1	 When pulse mode 0 is selected, 0 : RTP0₀ to RTP0₃: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃: pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP0₀ to RTP0₃ RTP1₀, RTP1₁: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃ RTP1₀, RTP1₁: pulse outputs are enabled. 	0	RW	

Note: When not using the pulse output port mode and three-phase waveform mode, be sure to fix these bits to "0002."

Appendix 2. Control registers

Dead-tir	ne timer (Address A716)	b7		b0	
Bit	Function		At reset	R/W	Reference
7 to 0	A value in the range from " 00_{16} " to "FF $_{16}$ " can be set.		Undefined	WO	10-7

Note: Use the MOVMB (MOVM when m = 1) or STAB (STA when m = 1) instruction for writing to this register.


Additionally, make sure writing to this register does not overlap with a trigger-occurrence timing of the dead-time timer.

Appendix 2. Control registers

Three-phase output data register 0 (Address A816)

■ Three-phase waveform mode

Three-phase output data register 0 (Address A8₁₆)



b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	W-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW	10-9
1	V-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW	-
2	U-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW	
3	W-phase output polarity set buffer (Valid in three-phase mode 0.) (Note)	0 : "H" output 1 : "L" output	0	RW	-
5, 4	Invalid in the three-phase wavefo	rm mode.	0	RW	-
6	Clock-source-of-dead-time-timer		0	RW	
7		1 0 : f ₂ /4 1 1 : Do not select.	0	RW	

X: It may be either "0" or "1."

Note: This bit is invalid in three-phase mode 1.

Pulse output port mode

Three-phase output data register 0 (Address A816)

					1
Bit	Bit name	Function	At reset	R/W	Reference
0	RTP0 ₀ pulse output data bit	0 : "L" level output	0	RW	9-7
1	RTP01 pulse output data bit	1 : "H" level output	0	RW	
2	RTP02 pulse output data bit		0	RW	-
3	RTP0₃ pulse output data bit		0	RW	_
4	RTP1 ₀ pulse output data bit (Valid in pulse mode 1.) (Note)	0 : "L" level output 1 : "H" level output	0	RW	
5	RTP1 ¹ pulse output data bit (Valid in pulse mode 1.) (Note)		0	RW	-
7, 6	Pulse output trigger select bits	 b7 b6 0 0 : Underflow of timer A0 0 1 : Falling edge of input signal to pin RTP_{TRG0} 1 0 : Rising edge of input signal to pin RTP_{TRG0} 1 1 : Both falling and rising edges of input signal to pin RTP_{TRG0} 	0	RW	

Note: Invalid in pulse mode 0.

Appendix 2. Control registers

Three-phase output data register 1 (Address A9₁₆)

■ Three-phase waveform mode

Three-phase output data register 1 (Address A9₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	W-phase fixed output's polarity set bit (Note 1)	0 : "H" output fixed 1 : "L" output fixed	0	RW	10-11
1	V-phase fixed output's polarity set bit (Note 2)	0 : "H" output fixed 1 : "L" output fixed	0	RW	
2	U-phase fixed output's polarity set bit (Note 3)	0 : "H" output fixed 1 : "L" output fixed	0	RW	-
3	Invalid in the three-phase wavefor	rm mode.	0	RW	-
4	V-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW	-
	Interrupt request interval set bit (in three-phase mode 1)	0 : Every second time 1 : Every forth time			
5	U-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW	-
	Interrupt validity output select bit (in three-phase mode 1)	 0 : An interrupt request occurs at each even-number- ed underflow of timer A3 1 : An interrupt request occurs at each odd-number- ed underflow of timer A3 			
7, 6	Invalid in the three-phase wavefor	rm mode.	0	RW	- L

X: It may be either "0" or "1."

- **Notes 1:** Valid when the W-phase output fix bit (bit 0 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.
 - 2: Valid when the V-phase output fix bit (bit 1 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.
 - **3:** Valid when the U-phase output fix bit (bit 2 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

Pulse output port mode

Three-phase output data register 1 (Address A9₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
X	x						

b7 b6 b5 b4 b3 b2 b1 b0

хIх

Х

Bit	Bit name	Function	At reset	R/W	Reference
0	Pulse width modulation enable bit 0	0 : No pulse width modulation by timer A1 1 : Pulse width modulation by timer A1	0	RW	9-7
1	Pulse width modulation enable bit 1	0 : No pulse width modulation by timer A2 1 : Pulse width modulation by timer A2	0	RW	_
2	Pulse width modulation enable bit 2	0 : No pulse width modulation by timer A4 1 : Pulse width modulation by timer A4	0	RW	
3	Pulse output polarity select bit	0 : Positive 1 : Negative	0	RW	_
4	RTP1 ^o pulse output data bit (Valid in pulse mode 0) (Note)	0 : "L" level output 1 : "H" level output	0	RW	_
5	RTP11 pulse output data bit (Valid in pulse mode 0) (Note)		0	RW	-
6	Invalid in pulse output port mode.		0	RW	
7	-		0	RW	

X: It may be either "0" or "1."

Note: Invalid in pulse mode 1.

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

Position-data-retain function control regist	er (Address AA ₁₆)
--	--------------------------------

Bit	Bit name	Function	At reset	R/W	Reference
0	W-phase position data retain bit	Input level at pin IDW is read out. 0 : "L" level 1 : "H" level	0	RO	10-12
1	V-phase position data retain bit	Input level at pin IDV is read out. 0 : "L" level 1 : "H" level	0	RO	
2	U-phase position data retain bit	Input level at pin IDU is read out. 0 : "L" level 1 : "H" level	0	RO	
3	Retain-trigger polarity select bit	0 : Falling edge of positive phase 1 : Rising edge of positive phase	0	RW	
7 to 4	Nothing is assigned.		Undefined	_	

Note: This register is valid only in the three-phase mode.

Serial I/	O pin control register (Address		5 b4 b3 b2	2 b1 b0]
Bit	Bit name	Function	At reset	R/W	Reference
0	CTS ₀ /RTS ₀ separate select bit (Note)	0 : $\overline{CTS_0}/\overline{RTS_0}$ are used together. 1 : $\overline{CTS_0}/\overline{RTS_0}$ are separated.	0	RW	11-17
1	CTS ₁ /RTS ₁ separate select bit (Note)	0 : $\overline{\text{CTS}_1}/\overline{\text{RTS}_1}$ are used together. 1 : $\overline{\text{CTS}_1}/\overline{\text{RTS}_1}$ are separated.	0	RW	
2	TxD₀/P1₃ switch bit	0 : Functions as TxD ₀ . 1 : Functions as P1 ₃ .	0	RW	
3	TxD1/P17 switch bit	0 : Functions as TxD ₁ . 1 : Functions as P1 ₇ .	0	RW	
7 to 4	The value is "0000" at reading.		0	_	

Note: Valid when the $\overline{\text{CTS}}/\overline{\text{RTS}}$ enable bit (bit 4 at addresses 34₁₆ and 3C₁₆) is "0."

Appendix 2. Control registers

Port P2	pin function control register (A	ddress AE16)	b7 0	b6	b5	b4	b3	b2	b1	b0	
Bit	Bit name	Function				At	res	et	R/\	N	Reference
0	Pin TB0 _™ select bit	0 : Allocate pin TB0⊪ to P5₅. 1 : Allocate pin TB0⊪ to P2₄.					0		RV	V	6-18 8-6 9-9
1	Pin TB1 _{IN} select bit	0 : Allocate pin TB1⊪ to P5₀. 1 : Allocate pin TB1⊪ to P2₅.					0		RV	V	
2	Pin TB2 _™ select bit	0 : Allocate pin TB2ℕ to P57. 1 : Allocate pin TB2ℕ to P2₀.					0		RV	V	
3	Pin INT ₃ /RTP _{TRG0} select bit (Note)	0: Allocate pin INT ₃ /RTP _{TRG0} to P74. 1: Allocate pin INT ₃ /RTP _{TRG0} to P27.					0		RV	V	
6 to 4	Nothing is assigned.					Und	defin	ed		-	
7	Fix this bit to "0."						0		RV	V	

Note: When allocating pin INT₃/RTP_{TRG0} to P7₄, be sure the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

b7 b6 b5 b4 b3 b2 b1 b0

Clock control register 0 (Address BC16)

Bit	Bit name	Function	At reset	R/W	Reference
0	Fix this bit to "1."		1	RW	4-6
1	PLL circuit operation enable bit (Note 1)	 0 : PLL frequency multiplier is inactive, and pin V_{CONT} is invalid. (Floating) 1 : PLL frequency multiplier is active, and pin V_{CONT} is valid. 	1	RW	- 4-7
2	PLL multiplication ratio select bits (Note 2)	^{b3 b2} 0 0 : Do not select. 0 1 : X 2	1	RW	
3	(10:X3 11:X4		RW	
4	Fix this bit to "1."		1	RW	-
5	System clock select bit (Note 3)	0 : fXin 1 : fpll	0	RW	
6	Peripheral device's clock select bit 0	See Table 4.2.2.	0	RW	
7	Peripheral device's clock select bit 1		0	RW	

Notes 1: Clear this bit to "0" if the PLL frequency multiplier needs not to be active.

In the stop and flash memory parallel I/O modes, the PLL frequency multiplier is inactive and pin V_{CONT} is invalid regardless of the contents of this bit.

2: Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to "0." Then, set bit 5 to "1" 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)

3: Clearance of the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.") Before setting of the system clock select bit to "1" after reset, it is necessary to insert an interval of 2 ms after the stabilization of f(X_{IN}).

b0

Appendix 2. Control registers

Timer A01 register (Addresses D116, D016)(b15)Timer A11 register (Addresses D316, D216)b7Timer A21 register (Addresses D516, D416)0

15) (b8) b7 b0 b7

Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from 0000_{16} to FFFF ₁₆ can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse is expressed as follows: n/f ₁ .	Undefined	WO	10-13

fi: Frequency of a count source

Notes 1: Use the MOVM or STA (STAD) instruction for writing to this register. Additionally, make sure writing to this register must be performed in a unit of 16 bits.

2: This register is valid only in three-phase mode 1 of the three-phase waveform mode.

Comparator function select register 0 (Addres	SS DC16)
---	----------

Bit	Bit name	Function	At reset	R/W	Reference
0	AN ₀ pin comparator function select bit	0 : The comparator function is not selected.	0	RW	12-9
1	AN1 pin comparator function select bit	1 : The comparator function is selected.	0	RW	
2	AN2 pin comparator function select bit		0	RW	
3	AN ₃ pin comparator function select bit		0	RW	
4	AN4 pin comparator function select bit		0	RW	
7 to 5	Fix these bits to "000."		0	RW	

Note: Writing to comparator function select register 0 must be performed while the A-D converter halts.

Comparator result register 0 (Address DE16)

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0

b7 b6 b5 b4 b3 b2 b1 b0


0 0 0

Bit	Bit name	Function	At reset	R/W	Reference
0	ANo pin comparator result bit	0 : The set value > The input level at pin AN	0	RW	12-9
1	AN1 pin comparator result bit	1 : The set value < The input level at pin AN	0	RW	
2	AN2 pin comparator result bit		0	RW	
3	AN ₃ pin comparator result bit		0	RW	-
4	AN4 pin comparator result bit		0	RW	
7 to 5	Fix these bits to "000."		0	RW	

Note: Writing to comparator result register 0 must be performed while the A-D converter halts.

Appendix 3. Package outline

Appendix 3. Package outline



42P4B

Plastic 42pin 600mil SDIP EIAJ Package Code JEDEC Code Weight(g) Lead Material SDIP42-P-600-1.78 4.1 Alloy 42/Cu Alloy ပ (42 e1 ш Õ1) 6 Dimension in Millimeters Symbol Nom Max Min A 5.5 D A1 0.51 _ A2 3.8 0.35 0.55 0.45 b Å 0.9 1.0 1.3 b1 1.03 b2 0.63 0.73 С 0.22 0.27 0.34 Ą D 36.5 36.7 36.9 12.85 13.0 13.15 Е е 1.778 е b1 b b2 **e**1 15.24 _ 3.0

L

 θ

0°

15°

SEATING PLANE

Appendix 4. Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.

The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 1 Example of handling unused pins

Pin name	Handling example
P1, P2, P5 to P7	Set these pins to the input mode and connect each
	pin to Vcc or Vss via a resistor; or set these pins to
	the output mode and leave them open (Note 1).
P6OUTcut/INT4	Connect this pin to Vcc via a resistor.
	Select a falling edge for pin INT ₄ .
Xout (Note 2), Vcont (Note 3)	Leave these pins open.
AVcc	Connect this pin to Vcc.
AVss, Vref	Connect these pins to Vss.

Notes 1: When leaving these pins open after they have been set to the output mode, note the following: these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode.

Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins). **2:** This applies when a clock externally generated is input to pin XIN.

3: Be sure that the PLL circuit operation enable bit (bit 1 at address BC_{16}) = "0."




Fig. 1 Example of handling unused pins

Appendix 5. Hexadecimal instruction code table

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 0

	3–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0	BRK IMP	Table 1	LDX DIR	ASL A	SEC IMP	SEI IMP		LDX ABS	LDAB A,(DIR),Y	LDAB A,L(DIR),Y	LDAB A,DIR	LDAB A,DIR,X	LDAB A,ABL	LDAB A,ABL,X	LDAB A,ABS	LDAB A,ABS,X
0001	1	BPL REL	Table 2	LDY DIR	ROL A	CLC IMP	CLI IMP	LDA A,IMM	LDY ABS	LDA A,(DIR),Y	LDA A,L(DIR),Y	LDA A,DIR	LDA A,DIR,X	LDA A,ABL	LDA A,ABL,X	LDA A,ABS	LDA A,ABS,X
0010	2	BRA REL	Table 3	CPX DIR	ANDB A,IMM	NEG A	SEM IMP	ADD A,IMM	LDXB IMM	LDAB A,IMM	ADDB A,IMM	ADD A,DIR	ADD A,DIR,X	LDAD E,IMM	ADDD E,IMM	ADD A,ABS	ADD A,ABS,X
0011	3	BMI REL	Table 4	CPY DIR	EORB A,IMM	EXTZ A	EXTS A	SUB A,IMM	LDYB IMM	CMPB A,IMM	SUBB A,IMM	SUB A,DIR	SUB A,DIR,X	CMPD E,IMM	SUBD E,IMM	SUB A,ABS	SUB A,ABS,X
0100	4	BGTU REL	Table 5	BBSB DIR,b,REL	LSR A	CLRB A	CLM IMP	CMP A,IMM	BBSB ABS,b,REL	MOVMB DIR/DIR		CMP A,DIR	CMP A,DIR,X	MOVMB DIR/ABS	MOVMB DIR/ABS,X	CMP A,ABS	CMP A,ABS,X
0101	5	BVC REL	Table 6	BBCB DIR,b,REL	ROR A	CLR A	XAB IMP	ORA A,IMM	BBCB ABS,b,REL	MOVM DIR/DIR		ORA A,DIR	ORA A,DIR,X	MOVM DIR/ABS	MOVM DIR/ABS,X	ORA A,ABS	ORA A,ABS,X
0110	6	BLEU REL	Table 7	CBEQB DIR/IMM,REL	ORAB A,IMM	ASR A	CLV IMP	AND A,IMM	PUL STK	MOVMB ABS/DIR	MOVMB ABS/DIR,X	AND A,DIR	AND A,DIR,X	MOVMB ABS/ABS		AND A,ABS	AND A,ABS,X
0111	7	BVS REL	Table 8	CBNEB DIR/IMM,REL		NOP IMP		EOR A,IMM	PLD n /RTLD n /RTSD n STK	MOVM ABS/DIR	MOVM ABS/DIR,X	EOR A,DIR	EOR A,DIR,X	MOVM ABS/ABS		EOR A,ABS	EOR A,ABS,X
1000	8	BGT REL	Table 9	INC DIR	PHD STK	RTS IMP	PHA STK	MOVM DIR/IMM	INC ABS	LDAD E,(DIR),Y	LDAD E,L(DIR),Y	LDAD E,DIR	LDAD E,DIR,X	LDAD E,ABL	LDAD E,ABL,X	LDAD E,ABS	LDAD E,ABS,X
1001	9	BCC REL	Table 10	DEC DIR	PLD STK	RTL IMP	PLA STK	MOVM ABS/IMM	DEC ABS	CLP IMM	SEP IMM	ADDD E,DIR	ADDD E,DIR,X	JMP ABS	JSR ABS	ADDD E,ABS	ADDD E,ABS,X
1010	А	BLE REL	Table 11	CBEQB A/IMM,REL	INC A	TXA IMP	PHP STK	CBEQ A/IMM,REL	BRAL REL	PSH STK	MOVMB DIR/IMM	SUBD E,DIR	SUBD E,DIR,X	JMPL ABL	JSRL ABL	SUBD E,ABS	SUBD E,ABS,X
1011	В	BCS REL	Table 12	CBNEB A/IMM,REL	DEC A	TYA IMP	PLP STK	CBNE A/IMM,REL		LDD n /PHD n /PHLD n STK/IMM	MOVMB ABS/IMM	CMPD E,DIR	CMPD E,DIR,X	JMP (ABS,X)	JSR (ABS,X)	CMPD E,ABS	CMPD E,ABS,X
1100	С	BGE REL	Table 13	CLRMB DIR	INX IMP	TAX IMP	PHX STK	LDX IMM	CLRMB ABS	STAB A,(DIR),Y	STAB A,L(DIR),Y	STAB A,DIR	STAB A,DIR,X	STAB A,ABL	STAB A,ABL,X	STAB A,ABS	STAB A,ABS,X
1101	D	BNE REL	Table 14	CLRM DIR	INY IMP	TAY IMP	PLX STK	LDY IMM	CLRM ABS	STA A,(DIR),Y	STA A,L(DIR),Y	STA A,DIR	STA A,DIR,X	STA A,ABL	STA A,ABL,X	STA A,ABS	STA A,ABS,X
1110	Е	BLT REL	ABS A	STX DIR	DEX IMP	CLRX IMP	PHY STK	CPX IMM	STX ABS	STAD E,(DIR),Y	STAD E,L(DIR),Y	STAD E,DIR	STAD E,DIR,X	STAD E,ABL	STAD E,ABL,X	STAD E,ABS	STAD E,ABS,X
1111	F	BEQ REL	RTI IMP	STY DIR	DEY IMP	CLRY IMP	PLY STK	CPY IMM	STY ABS	<				SR EL			>

Note: Tables 1 through 14 specifies the contents of the INSTRUCTION CODE TABLE 1 through 14. About the second word's codes, refer to the INSTRUCTION CODE TABLE 1 through 14.

Appendix 5. Hexadecimal instruction code table

	_																
	3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0					***							***			***	
0001	1	***	\otimes			***	***	***	XX	∞≫	888		***			***	***
0010	2								AC								
0011	3		888		88	888			8.			888			888		888 I
0100	4								SL	BX							
0101	5								IN								
0110	6								SL	JBY							
0111	7								IN	им							
1000	8								B A,b,	SS REL							\square
1001	9																
1010	Α)))	())	())	())	())	())	())		REL	())	())	())	())	())	()))	())
1011	В																
1100	С																
1101	D																
1110	Е								DY								
1111	F									REL							

INSTRUCTION CODE TABLE 1 (The first word's code of each instruction is 0116)

INSTRUCTION CODE TABLE 2 (The first word's code of each instruction is 1116)

	3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0	LDAB A,(DIR)	LDAB A,(DIR,X)	LDAB A,L(DIR)	LDAB A,SR	LDAB A,(SR),Y		LDAB A,ABS,Y									
0001	1	LDA A,(DIR)	LDA A,(DIR,X)	LDA A,L(DIR)	LDA A,SR	LDA A,(SR),Y		LDA A,ABS,Y									
0010	2	ADD A,(DIR)	ADD A,(DIR,X)	ADD A,L(DIR)	ADD A,SR	ADD A,(SR),Y		ADD A,ABS,Y		ADD A,(DIR),Y	ADD A,L(DIR),Y			ADD A,ABL	ADD A,ABL,X		
0011	3	SUB A,(DIR)	SUB A,(DIR,X)	SUB A,L(DIR)	SUB A,SR	SUB A,(SR),Y		SUB A,ABS,Y		SUB A,(DIR),Y	SUB A,L(DIR),Y			SUB A,ABL	SUB A,ABL,X		
0100	4	CMP A,(DIR)	CMP A,(DIR,X)	CMP A,L(DIR)	CMP A,SR	CMP A,(SR),Y		CMP A,ABS,Y		CMP A,(DIR),Y	CMP A,L(DIR),Y			CMP A,ABL	CMP A,ABL,X		
0101	5	ORA A,(DIR)	ORA A,(DIR,X)	ORA A,L(DIR)	ORA A,SR	ORA A,(SR),Y		ORA A,ABS,Y		ORA A,(DIR),Y	ORA A,L(DIR),Y			ORA A,ABL	ORA A,ABL,X		
0110	6	AND A,(DIR)	AND A,(DIR,X)	AND A,L(DIR)	AND A,SR	AND A,(SR),Y		AND A,ABS,Y		AND A,(DIR),Y	AND A,L(DIR),Y			AND A,ABL	AND A,ABL,X		
0111	7	EOR A,(DIR)	EOR A,(DIR,X)	EOR A,L(DIR)	EOR A,SR	EOR A,(SR),Y		EOR A,ABS,Y		EOR A,(DIR),Y	EOR A,L(DIR),Y			EOR A,ABL	EOR A,ABL,X		
1000	8	LDAD E,(DIR)	LDAD E,(DIR,X)	LDAD E,L(DIR)	LDAD E,SR	LDAD E,(SR),Y		LDAD E,ABS,Y									
1001	9	ADDD E,(DIR)	ADDD E,(DIR,X)	ADDD E,L(DIR)	ADDD E,SR	ADDD E,(SR),Y		ADDD E,ABS,Y		ADDD E,(DIR),Y	ADDD E,L(DIR),Y			ADDD E,ABL	ADDD E,ABL,X		
1010	A	SUBD E,(DIR)	SUBD E,(DIR,X)	SUBD E,L(DIR)	SUBD E,SR	SUBD E,(SR),Y		SUBD E,ABS,Y		SUBD E,(DIR),Y	SUBD E,L(DIR),Y			SUBD E,ABL	SUBD E,ABL,X		
1011	В	CMPD E,(DIR)	CMPD E,(DIR,X)	CMPD E,L(DIR)	CMPD E,SR	CMPD E,(SR),Y		CMPD E,ABS,Y		CMPD E,(DIR),Y	CMPD E,L(DIR),Y			CMPD E,ABL	CMPD E,ABL,X		
1100	С	STAB A,(DIR)	STAB A,(DIR,X)	STAB A,L(DIR)	STAB A,SR	STAB A,(SR),Y		STAB A,ABS,Y									
1101	D	STA A,(DIR)	STA A,(DIR,X)	STA A,L(DIR)	STA A,SR	STA A,(SR),Y		STA A,ABS,Y									
1110	Е	STAD E,(DIR)	STAD E,(DIR,X)	STAD E,L(DIR)	STAD E,SR	STAD E,(SR),Y		STAD E,ABS,Y									
1111	F																

Appendix 5. Hexadecimal instruction code table

						I											
$ \rangle -$	03–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0000	0											ASL DIR	ASL DIR,X			ASL ABS	ASL ABS,X
0001	1											ROL DIR	ROL DIR,X			ROL ABS	ROL ABS,X
0010	2											LSR DIR	LSR DIR,X			LSR ABS	LSR ABS,X
0011	3											ROR DIR	ROR DIR,X			ROR ABS	ROR ABS,X
0100	4											ASR DIR	ASR DIR,X			ASR ABS	ASR ABS,X
0101	5																
0110	6																
0111	7																
1000	8	ADC A,(DIR)	ADC A,(DIR,X)	ADC A,L(DIR)	ADC A,SR	ADC A,(SR),Y		ADC A,ABS,Y		ADC A,(DIR),Y	ADC A,L(DIR),Y	ADC A,DIR	ADC A,DIR,X	ADC A,ABL	ADC A,ABL,X	ADC A,ABS	ADC A,ABS,X
1001	9	ADCD E,(DIR)	ADCD E,(DIR,X)	ADCD E,L(DIR)	ADCD E,SR	ADCD E,(SR),Y		ADCD E,ABS,Y		ADCD E,(DIR),Y	ADCD E,L(DIR),Y	ADCD E,DIR	ADCD E,DIR,X	ADCD E,ABL	ADCD E,ABL,X	ADCD E,ABS	ADCD E,ABS,X
1010	A	SBC A,(DIR)	SBC A,(DIR,X)	SBC A,L(DIR)	SBC A,SR	SBC A,(SR),Y		SBC A,ABS,Y		SBC A,(DIR),Y	SBC A,L(DIR),Y	SBC A,DIR	SBC A,DIR,X	SBC A,ABL	SBC A,ABL,X	SBC A,ABS	SBC A,ABS,X
1011	В	SBCD E,(DIR)	SBCD E,(DIR,X)	SBCD E,L(DIR)	SBCD E,SR	SBCD E,(SR),Y		SBCD E,ABS,Y		SBCD E,(DIR),Y	SBCD E,L(DIR),Y	SBCD E,DIR	SBCD E,DIR,X	SBCD E,ABL	SBCD E,ABL,X	SBCD E,ABS	SBCD E,ABS,X
1100	С	MPY (DIR)	MPY (DIR,X)	MPY L(DIR)	MPY SR	MPY (SR),Y		MPY ABS,Y		MPY (DIR),Y	MPY L(DIR),Y	MPY DIR	MPY DIR,X	MPY ABL	MPY ABL,X	MPY ABS	MPY ABS,X
1101	D	MPYS (DIR)	MPYS (DIR,X)	MPYS L(DIR)	MPYS SR	MPYS (SR),Y		MPYS ABS,Y		MPYS (DIR),Y	MPYS L(DIR),Y	MPYS DIR	MPYS DIR,X	MPYS ABL	MPYS ABL,X	MPYS ABS	MPYS ABS,X
1110	Е	DIV (DIR)	DIV (DIR,X)	DIV L(DIR)	DIV SR	DIV (SR),Y		DIV ABS,Y		DIV (DIR),Y	DIV L(DIR),Y	DIV DIR	DIV DIR,X	DIV ABL	DIV ABL,X	DIV ABS	DIV ABS,X
1111	F	DIVS (DIR)	DIVS (DIR,X)	DIVS L(DIR)	DIVS SR	DIVS (SR),Y		DIVS ABS,Y		DIVS (DIR),Y	DIVS L(DIR),Y	DIVS DIR	DIVS DIR,X	DIVS ABL	DIVS ABL,X	DIVS ABS	DIVS ABS,X

INSTRUCTION CODE TABLE 3 (The first word's code of each instruction is 2116)

INSTRUCTION CODE TABLE 4 (The first word's code of each instruction is 3116)

		1	-			1											
$ \rangle -$	03-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	idecimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
0000	0			TAD,0 IMP					RLA A			ADDS IMM	SUBS IMM				
0001	1	WIT IMP		TAD,1 IMP								ADCB A,IMM	SBCB A,IMM	ADCD E,IMM	SBCD E,IMM		
0010	2			TAD,2 IMP								MVP BLK	MVN BLK				
0011	3	STP IMP		TAD,3 IMP								MOVMB DIR,X/IMM	MOVMB ABS,X/IMM				
0100	4	PHT STK		TDA,0 IMP					MOVM DIR,X/IMM			LDT IMM	PEI STK	PEA STK	PER STK		
0101	5	PLT STK		TDA,1 IMP					MOVM ABS,X/IMM			RMPA Multiplied accumulation		JMP (ABS)	JMPL L(ABS)		
0110	6	PHG STK		TDA,2 IMP													
0111	7	TSD IMP		TDA,3 IMP	TDS IMP												
1000	8	NEGD E		TAS IMP					ADC A,IMM								
1001	9	ABSD E		TSA IMP													
1010	Α	EXTZD E							SBC A,IMM								
1011	В	EXTSD E															
1100	С			TXY IMP					MPY IMM								
1101	D			TYX IMP					MPYS IMM								
1110	Е			TXS IMP					DIV IMM								
1111	F			TSX IMP					DIVS IMM								

Appendix 5. Hexadecimal instruction code table

6								-									
	03–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7-D4	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0						LDX DIR,Y	LDX ABS,Y									
0001	1												LDY DIR,X				LDY ABS,X
0010	2															CPX ABS	
0011	3															CPY ABS	
0100	4											BBS DIR,b,REL				BBS ABS,b,REL	
0101	5											BBC DIR,b,REL				BBC ABS,b,REL	
0110	6											CBEQ DIR/IMM,REL					
0111	7											CBNE DIR/IMM,REL					
1000	8												INC DIR,X				INC ABS,X
1001	9												DEC DIR,X				DEC ABS,X
1010	А																
1011	В																
1100	С																
1101	D																
1110	Е						STX DIR,Y										
1111	F												STY DIR,X				

INSTRUCTION CODE TABLE 5 (The first word's code of each instruction is 4116)

INSTRUCTION CODE TABLE 6 (The first word's code of each instruction is 5116)

	3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0000	0			ADDMB DIR/IMM	ADDM DIR/IMM			ADDMB ABS/IMM	ADDM ABS/IMM								
0001	1			SUBMB DIR/IMM	SUBM DIR/IMM			SUBMB ABS/IMM	SUBM ABS/IMM								
0010	2			CMPMB DIR/IMM	CMPM DIR/IMM			CMPMB ABS/IMM	CMPM ABS/IMM								
0011	3			ORAMB DIR/IMM	ORAM DIR/IMM			ORAMB ABS/IMM	ORAM ABS/IMM								
0100	4																
0101	5																
0110	6			ANDMB DIR/IMM	ANDM DIR/IMM			ANDMB ABS/IMM	ANDM ABS/IMM								
0111	7			EORMB DIR/IMM	EORM DIR/IMM			EORMB ABS/IMM	EORM ABS/IMM								
1000	8				ADDMD DIR/IMM				ADDMD ABS/IMM								
1001	9				SUBMD DIR/IMM				SUBMD ABS/IMM								
1010	A				CMPMD DIR/IMM				CMPMD ABS/IMM								
1011	В				ORAMD DIR/IMM				ORAMD ABS/IMM								
1100	С																
1101	D																
1110	Е				ANDMD DIR/IMM				ANDMD ABS/IMM								
1111	F				EORMD DIR/IMM				EORMD ABS/IMM								

Appendix 5. Hexadecimal instruction code table

	03–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7–D4	idecimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0	MOVRB DIR/IMM															>
0001	1	MOVR DIR/IMM															
0010	2	MOVRB ABS/IMM															
0011	3	MOVR ABS/IMM															
0100	4	MOVRB DIR/DIR															
0101	5	MOVR DIR/DIR															
0110	6	MOVRB ABS/DIR															
0111	7	MOVR ABS/DIR															>
1000	8	MOVRB DIR/ABS															
1001	9	MOVR DIR/ABS															>
1010	Α	MOVRB ABS/ABS															>
1011	В	MOVR ABS/ABS															>
1100	С																
1101	D																
1110	Е																
1111	F																

INSTRUCTION CODE TABLE 7 (The first word's code of each instruction is 6116)

INSTRUCTION CODE TABLE 8 (The first word's code of each instruction is 7116)

	3–D0	0000	0004	0040	0044	0400	0404	0440	0444	4000	4004	4040	4044	4400	4404	4440	
$ \rangle -$	decimal	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	notation		1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0	MOVRB DIR/ABS,X															>
0001	1	MOVR DIR/ABS,X															>
0010	2																
0011	3																
0100	4																
0101	5																
0110	6	MOVRB ABS/DIR,X															>
0111	7	MOVR ABS/DIR,X															>
1000	8								B DIR,I	SS b,REL							
1001	9																
1010	A	\square	())))))))	())	())	())	B: DIR,I	SC b,REL	())	())	())	())	())	())	\square
1011	в																
1100	С								B ABS,	SS b,REL							
1101	D																
1110	Е								B: ABS,	SC b,REL							
1111	F																

Appendix 5. Hexadecimal instruction code table

_			-				-										
$ \rangle -$	03–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0				ASL B					LDAB B,(DIR),Y	LDAB B,L(DIR),Y	LDAB B,DIR	LDAB B,DIR,X	LDAB B,ABL	LDAB B,ABL,X	LDAB B,ABS	LDAB B,ABS,X
0001	1				ROL B			LDA B,IMM		LDA B,(DIR),Y	LDA B,L(DIR),Y	LDA B,DIR	LDA B,DIR,X	LDA B,ABL	LDA B,ABL,X	LDA B,ABS	LDA B,ABS,X
0010	2				ANDB B,IMM	NEG B		ADD B,IMM		LDAB B,IMM	ADDB B,IMM	ADD B,DIR	ADD B,DIR,X			ADD B,ABS	ADD B,ABS,X
0011	3				EORB B,IMM	EXTZ B	EXTS B	SUB B,IMM		CMPB B,IMM	SUBB B,IMM	SUB B,DIR	SUB B,DIR,X			SUB B,ABS	SUB B,ABS,X
0100	4				LSR B	CLRB B		CMP B,IMM				CMP B,DIR	CMP B,DIR,X			CMP B,ABS	CMP B,ABS,X
0101	5				ROR B	CLR B		ORA B,IMM				ORA B,DIR	ORA B,DIR,X			ORA B,ABS	ORA B,ABS,X
0110	6				ORAB B,IMM	ASR B		AND B,IMM				AND B,DIR	AND B,DIR,X			AND B,ABS	AND B,ABS,X
0111	7							EOR B,IMM				EOR B,DIR	EOR B,DIR,X			EOR B,ABS	EOR B,ABS,X
1000	8						PHB STK										
1001	9						PLB STK										
1010	A			CBEQB B/IMM,REL	INC B	TXB IMP		CBEQ B/IMM,REL									
1011	В			CBNEB B/IMM,REL	DEC B	TYB IMP		CBNE B/IMM,REL									
1100	С					TBX IMP				STAB B,(DIR),Y	STAB B,L(DIR),Y	STAB B,DIR	STAB B,DIR,X	STAB B,ABL	STAB B,ABL,X	STAB B,ABS	STAB B,ABS,X
1101	D					TBY IMP				STA B,(DIR),Y	STA B,L(DIR),Y	STA B,DIR	STA B,DIR,X	STA B,ABL	STA B,ABL,X	STA B,ABS	STA B,ABS,X
1110	Е		ABS B														
1111	F																

INSTRUCTION CODE TABLE 9 (The first word's code of each instruction is 8116)

INSTRUCTION CODE TABLE 10 (The first word's code of each instruction is 9116)

	03-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0	LDAB B,(DIR)	LDAB B,(DIR,X)	LDAB B,L(DIR)	LDAB B,SR	LDAB B,(SR),Y		LDAB B,ABS,Y									
0001	1	LDA B,(DIR)	LDA B,(DIR,X)	LDA B,L(DIR)	LDA B,SR	LDA B,(SR),Y		LDA B,ABS,Y									
0010	2	ADD B,(DIR)	ADD B,(DIR,X)	ADD B,L(DIR)	ADD B,SR	ADD B,(SR),Y		ADD B,ABS,Y		ADD B,(DIR),Y	ADD B,L(DIR),Y			ADD B,ABL	ADD B,ABL,X		
0011	3	SUB B,(DIR)	SUB B,(DIR,X)	SUB B,L(DIR)	SUB B,SR	SUB B,(SR),Y		SUB B,ABS,Y		SUB B,(DIR),Y	SUB B,L(DIR),Y			SUB B,ABL	SUB B,ABL,X		
0100	4	CMP B,(DIR)	CMP B,(DIR,X)	CMP B,L(DIR)	CMP B,SR	CMP B,(SR),Y		CMP B,ABS,Y		CMP B,(DIR),Y	CMP B,L(DIR),Y			CMP B,ABL	CMP B,ABL,X		
0101	5	ORA B,(DIR)	ORA B,(DIR,X)	ORA B,L(DIR)	ORA B,SR	ORA B,(SR),Y		ORA B,ABS,Y		ORA B,(DIR),Y	ORA B,L(DIR),Y			ORA B,ABL	ORA B,ABL,X		
0110	6	AND B,(DIR)	AND B,(DIR,X)	AND B,L(DIR)	AND B,SR	AND B,(SR),Y		AND B,ABS,Y		AND B,(DIR),Y	AND B,L(DIR),Y			AND B,ABL	AND B,ABL,X		
0111	7	EOR B,(DIR)	EOR B,(DIR,X)	EOR B,L(DIR)	EOR B,SR	EOR B,(SR),Y		EOR B,ABS,Y		EOR B,(DIR),Y	EOR B,L(DIR),Y			EOR B,ABL	EOR B,ABL,X		
1000	8																
1001	9																
1010	А																
1011	В																
1100	С	STAB B,(DIR)	STAB B,(DIR,X)	STAB B,L(DIR)	STAB B,SR	STAB B,(SR),Y		STAB B,ABS,Y									
1101	D	STA B,(DIR)	STA B,(DIR,X)	STA B,L(DIR)	STA B,SR	STA B,(SR),Y		STA B,ABS,Y									
1110	Е																
1111	F																

Appendix 5. Hexadecimal instruction code table

	3–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
Hexad D7–D4 r	decimal	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
0000	0								-	-							
0001	1																
0010	2																
0011	3																
0100	4																
0101	5																
0110	6																
0111	7																
1000	8	ADC B,(DIR)	ADC B,(DIR,X)	ADC B,L(DIR)	ADC B,SR	ADC B,(SR),Y		ADC B,ABS,Y		ADC B,(DIR),Y	ADC B,L(DIR),Y	ADC B,DIR	ADC B,DIR,X	ADC B,ABL	ADC B,ABL,X	ADC B,ABS	ADC B,ABS,X
1001	9																
1010	А	SBC B,(DIR)	SBC B,(DIR,X)	SBC B,L(DIR)	SBC B,SR	SBC B,(SR),Y		SBC B,ABS,Y		SBC B,(DIR),Y	SBC B,L(DIR),Y	SBC B,DIR	SBC B,DIR,X	SBC B,ABL	SBC B,ABL,X	SBC B,ABS	SBC B,ABS,X
1011	В																
1100	С																
1101	D																
1110	Е																
1111	F																

INSTRUCTION CODE TABLE 11 (The first word's code of each instruction is A116)

INSTRUCTION CODE TABLE 12 (The first word's code of each instruction is B116)

	03–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal																
D7–D4	notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
0000	0			TBD,0 IMP													
0001	1			TBD,1 IMP								ADCB B,IMM	SBCB B,IMM				
0010	2			TBD,2 IMP													
0011	3			TBD,3 IMP													
0100	4			TDB,0 IMP													
0101	5			TDB,1 IMP													
0110	6			TDB,2 IMP													
0111	7			TDB,3 IMP													
1000	8			TBS IMP					ADC B,IMM								
1001	9			TSB IMP													
1010	A								SBC B,IMM								
1011	В																
1100	С																
1101	D																
1110	Е																
1111	F																

Appendix 5. I	Hexadecimal	instruction	code table
---------------	-------------	-------------	------------

	D3-D0	0000	0004	0040	0011	0400	0404	0110	0444	1000	4004	1010	4044	4400	4404	4440	
	adecimal	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0	>>>						>>>			\boxtimes				\boxtimes		
0001	1																
0010	2								RO	R,#n A							
0011	3																
0100	4									.,#n A							
0101	5																
0110	6									L,#n A							
0111	7																
1000	8									R,#n							
1001	9																
1010	Α																
1011	В																
1100	С																
1101	D																
1110	Е																
1111	F																

INSTRUCTION CODE TABLE 13 (The first word's code of each instruction is C116)

INSTRUCTION CODE TABLE 14 (The first word's code of each instruction is D116)

	D3-D0	0000	0004	0010	0014	0400	04.04	0110	0111	1000	4004	1010	4044	4400	4404	1110	
	adecimal	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	notation	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
0000	0	XXX			XXX	XXX	\otimes			D,#n						***	
0001	1		\otimes						$\overline{\otimes}$	×X			***			***	
0010	2								ROR	D,#n							
0011	3								8x	28							
0100	4								ASL	D,#n							
0101	5																
0110	6								ROL								
0111	7																
1000	8								ASR	D,#n							
1001	9																
1010	Α																
1011	В																
1100	С																
1101	D																
1110	E																
1111	F								ABS/IN								

Appendix 6. Machine instructions

Appendix 6. Machine instructions

Note: For an instruction of which "Operation length (Bit)" = 16/8 is executed in the bit length described below.

- 16-bit length when m = 0 or x = 0.
- 8-bit length when m = 1 or x = 1.

For an instruction of which "Operation length (Bit)" = 8 or 32 is executed in 8-bit or 32-bit length regardless of the contents of flags m and x.

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	E	Accumulator E
ІММ	Immediate addressing mode	Ен	Accumulator E's high-order 16 bits (Accumulator B)
A	Accumulator addressing mode	E∟	Accumulator E's low-order 16 bits (Accumulator A)
	Direct addressing mode	X	Index register X
	Direct indexed X addressing mode	Хн	Index register X's high-order 8 bits
DIR, X	-	X∟	Index register X's low-order 8 bits
DIR, Y	Direct indexed Y addressing mode	Y	Index register Y
(DIR)	Direct indirect addressing mode	Yн	Index register Y's high-order 8 bits
(DIR, X)	Direct indexed X indirect addressing mode	Y∟	Index register Y's low-order 8 bits
(DIR), Y	Direct indirect indexed Y addressing mode	s	Stack pointer
L(DIR)	Direct indirect long addressing mode	REL	Relative address
L(DIR), Y	Direct indirect long indexed Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	РСн	Program counter's high-order 8 bits
ABS, X	Absolute indexed X addressing mode	PC∟	Program counter's low-order 8 bits
ABS, Y	Absolute indexed Y addressing mode	PG	Program bank register
ABL	Absolute long addressing mode	DT	Data back register
ABL, X	Absolute long indexed X addressing mode	DPR0	Direct page register 0
(ABS)	Absolute indirect addressing mode	DPR0H	Direct page register 0's high-order 8 bits
` '	C C	DPR0L	Direct page register 0's low-order 8 bits
L(ABS)	Absolute indirect long addressing mode	DPRn	Direct page register n
(ABS, X)	Absolute indexed X indirect addressing mode	DPRnH	Direct page register n's high-order 8 bits
STK	Stack addressing mode	DPRnL	Direct page register n's low-order 8 bits
REL	Relative addressing mode	PS	Processor status register
DIR, b, R	Direct bit relative addressing mode	PSH	Processor status register's high-order 8 bits
ABS, b, R	Absolute bit relative addressing mode	PSH PSL	5 5
SR	Stack pointer relative addressing mode	PSL PSL(bit n)	Processor status register's low-order 8 bits
(SR), Y	Stack pointer relative indirect indexed Y addressing		nth bit in processor status register
	mode	M	Contents of memory
		M(S)	Contents of memory at address indicated by stack
BLK	Block transfer addressing mode		pointer
Multiplied	Multiplied accumulation addressing mode	M(bit n)	nth bit of memory
accumulation		Mn	n-bit memory's address or contents
ор	Instruction code (Op code)	IMM	Immediate value (8 bits or 16 bits)
n	Number of cycles	IMMn	n-bit immediate value
#	Number of bytes	IMMн	16-bit immediate value's high-order 8 bits
с	Carry flag	IMM∟	16-bit immediate value's low-order 8 bits
Z	Zero flag	ADн	Value of 24-bit address's high-order 8 bits (A ₂₃ –A ₁₆)
1	Interrupt disable flag	ADм	Value of 24-bit address's middle-order 8 bits (A15–A8)
	Decimal operation mode flag	AD∟	Value of 24-bit address's low-order 8 bits (A7–A0)
D		EAR	Effective address (16 bits)
x	Index register length selection flag	EARH	Effective address's high-order 8 bits
m	Data length selection flag	EAR∟	Effective address's low-order 8 bits
V	Overflow flag	imm	8-bit immediate value
N	Negative flag	immn	n-bit immediate value
IPL	Processor interrupt priority level	dd	Displacement for DPR (8 bits or 16 bits)
+	Addition	i	Number of transfer bytes, rotation or repeated operation
_	Subtraction	i1, i2	Number of registers pushed or pulled
x	Multiplication	source	Operand to specify transfer source
÷	Division	dest	Operand to specify transfer destination
^			
× I	Logical OR		
∀	Logical exclusive OR		
	Absolute value		
— I	Negation		
\rightarrow	Movement to the arrow direction		
←	Movement to the arrow direction		
`⇔	Exchange		
Acc	Accumulator		
Ассн	Accumulator's high-order 8 bits		
ACCH	Accumulator's low-order 8 bits		
	Accumulator A		
A			
Ан	Accumulator A's high-order 8 bits		
AL	Accumulator A's low-order 8 bits		
B	Accumulator B		
Вн	Accumulator B's high-order 8 bits		
BL	Accumulator B's low-order 8 bits		
		1	

APPENDIX Appendix 6. Machine instructions

7900 Series Machine Instructions

Symbol	Function	Operation	IN	חו		мм	Т		、 、		DIF	,	Ac DIF		-	ng I	_			/ -	ID	V)	/ D	יםו	v	1 / 5	יסוי) L(C	יחר
Зуший	runciion	length (Bit)	op I						4 n #																				
ABS (Note 1)	Acc← Acc	16/8					8		3 1 4 2																				
ABSD	E← E	32					3	_	5 2																				
ADC (Notes 1 and 2)	Acc←Acc + M + C	16/8			87	3				21 8A A1 8A	7	3	21 8B A1 8B				80	9	3	81		3	88		8	32 \1 1		21 89 A1 89	12
ADCB (Note 1)	AccL←AccL + IMM8 + C	8			31 1A	3				0A			OD				00			01			00		0			03	
ADCD	E←E + M32 + C	32			-	4	6			21 9A		3	21 9B	8 3	3		21 90			21 91	10	3	21 98	10 3	3 2 9		1 3	21 99	
ADD (Notes 1 and 2)	Acc←Acc + M	16/8				1 2					4	3	2B 4 81 2B				20	6	3	21		3	28	7 3	2	2)1		11 29 91 29	9
ADDB (Note 1)	Accl←AccL + IMM8	8			29	1				ZA			20				20			21			20		2	.2		29	
ADDD	E←E + M32	32			-	3	5			9A	6	2	9B	7	2		11 90	9	3	11 91	10	3	11 98	10 3	3 1 9	11	1 3	11 99	12
ADDM (Note 3)	M←M + IMM	16/8								51 03	7	4																	
ADDMB	M8←M8 + IMM8	8								51 02	7	4																	
ADDMD	M32←M32 + IMM32	32								51 83	10	7																	
ADDS	S←S + IMM8	16			31 0A	2	3																						
ADDX	X←X + IMM (IMM = 0 to 31)	16/8			01	2	2																						
ADDY (Note 4)	Y←Y + IMM (IMM = 0 to 31)	16/8			01 20 +		2																						

														-																	oc	_						_																							s re		ste	ər
	BS	5	Al	BS	;,)	</th <th>AB</th> <th>S</th> <th>, Y</th> <th>1</th> <th>A</th> <th>Bl</th> <th>_ بر</th> <th>A</th> <th>\Β </th> <th>L,</th> <th>۲</th> <th>(</th> <th>AE</th> <th>3S</th> <th>)</th> <th>L(</th> <th>AE</th> <th>SS</th> <th>)(/</th> <th>AB</th> <th>S,</th> <th>X) #</th> <th>3</th> <th>ST</th> <th>K</th> <th>-</th> <th>RE</th> <th>L</th> <th>D</th> <th>IR,</th> <th>b, F</th> <th></th> <th>BS</th> <th>b,</th> <th>R</th> <th>5</th> <th>SR</th> <th>щ</th> <th>(5</th> <th>SR)</th> <th>), ۱</th> <th>Y</th> <th>BL</th> <th>K</th> <th></th> <th>MA</th> <th>A</th> <th>10</th> <th>9</th> <th>8</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th></th>	AB	S	, Y	1	A	Bl	_ بر	A	\Β 	L,	۲	(AE	3S)	L(AE	SS)(/	AB	S,	X) #	3	ST	K	-	RE	L	D	IR,	b, F		BS	b,	R	5	SR	щ	(5	SR)), ۱	Y	BL	K		MA	A	10	9	8	7	6	5	4	3	2	1	
ор	n	#	op	o r	1 #	≠ C	op	n	#	: C	p	n	#	0	ip	n	#	of	o r	1	Ħ	ор	n	#	0	p	n	#	ор	n	#	o	p r	#	of	o r	n #	0	p	n #	7 (ор	n	#	op	o n	1 #	7 0	p r	#	ор	n	#	_							D			
																																																						•	•	•	0	v	•	•	•	•	Z	0
21 8E A1	5	4	21 8F A1	6 8		4 2 8 4 <i>/</i>	21 36 41	6	4	2 8	21 C	6	5	2 8 A	21 D	7	5																								1	21 83 A1			84	1								•	•	•	N	V	•	•	•	•	Z	с
8E			8F			8	36	-		8	c			8	D	-																										83	-		84	1								•	•	•	N	V	•	•	•	•	Z	с
21 9E	7	4	21 9F	8	4	1 2 9	21 96	8	4	9	1 C	8	5	2 9	!1 D	9	5																								2	21 93	8	3	21 94		1 3	3						•	•	•	N	V	•	•	•	•	Z	с
2E 81		4	81	5		2 1 9	26 91			2	C 1			2[9	D 11																										2	11 93 91		3	24 91	1 8								•	•	•	N	V	•	•	•	•	Z	с
2E			2F	-		2	26			2	c			2	D																										:	23			24	1								•	•	•	N	V	•	•	•	•	Z	с
9E	6	3	9F	7	3	3 (11 96	8	4	4 1 9	1 C	8	5	1 91	1 D	9	5																								9	11 93	8	3	11 94	111		3						•	•	•	N	V	•	•	•	•	Z	с
51 07	7	5																																																				•	•	•	N	V	•	•	•	•	Z	С
51 06	7	5																																																				•	•	•	N	V	•	•	•	•	Z	С
51 ⁻ 87	10	8																																																				•	•	•	N	V	•	•	•	•	Z	С
																																							+															•	•	•	N	V	•	•	•	•	Z	С
																																																						•	•	•	N	V	•	•	•	•	Z	С
																																																						•	•	•	N	V	•	•	•	•	Z	С

		Onertica											Ad					des	5											
Symbol	Function	Operation length (Bit)	MF		۸N			A	# 6		IR n	ا # 0		, X		, Y	(DIF	₹) # ((DI	IR,	X) #	(DI	R),	Y	L(C)IR)) L(I ŧ op	DIR), Y
AND (Notes 1 and 2)	Acc←Acc∧M	16/8		66	_	2	op		6	A	3 2	2 6	B 4	4 2		n	11 60	6 6	3	11 61	7	3 3	11 68	7	3 1 6 3 9	1	8 3	3 11 69 3 91 69	1 9 9 1 9	3
ANDB (Note 1)	Accl←Accl ∧IMM8	8		23 81 23																			00							
ANDM (Note 3)	M←M∧IMM	16/8								i1 i3	7 4	4																		
ANDMB	M8←M8∧IMM8	8								i1 i2	7	4																		
ANDMD	M32←M32∧IMM32	32							5 E	11 3	0	7																		
ASL (Note 1)	Arithmetic shift to the left by 1 bit m = 0 Acc or M16 $\boxed{C} \leftarrow \boxed{b_{15},b_{0}} \leftarrow 0$ m = 1 Acc. or M8 $\boxed{C} \leftarrow \boxed{b_{7},b_{0}} \leftarrow 0$	16/8					03 81 03		1 2 0 2		7 :	3 2 0	1 8 B	3																
ASL #n (Note 4)	Arithmetic shift to the left by n bits (n = 0 to 15) m = 0 A $C \leftarrow b_{15}b_{D} \leftarrow 0$ m = 1 $C \leftarrow b_{7}b_{D} \leftarrow 0$	16/8					40	6 : + mm n	2																					
ASLD #n (Note 4)	Arithmetic shift to the left by n bits (n = 0 to 31) E $C \leftarrow b_{31} \dots b_{0} \leftarrow 0$	32					40	mm																						
ASR (Note 1)	Arithmetic shift to the right by 1 bit m = 0 Acc or M16 $\xrightarrow{b15b0} \rightarrow C$ m = 1 Acc_ or M8 $\xrightarrow{b7b0} \rightarrow C$	16/8						2	4	:1 A	7	3 2 4		3																
ASR #n (Note 4)	Arithmetic shift to the right by n bits (n = 0 to 15) m = 0 A $\rightarrow b_{15}b_{0} \rightarrow C$ m = 1 AL $\rightarrow b_{7}b_{0} \rightarrow C$	16/8					80	mm																						

Г																							A	dd	re	ssi	ind	g N	Лс	bde	es																					F	ro	ce	SS	or	Sta	atu	s r	eq	iste	er
7	٩B	S	A	BS	S,)	x/	AB	S,	Y	,	AB	L		AE	ЗL,	, X	(AE	3S)	L(/											REI	-	DI	R, b	, R	AB	S, t	D, F		SI	R	(SR), `	Y	BL	K		M	٩A) 9	8	7	6	5	4	3	2	1	0
ор	n	#	0	n q	n ‡	# (ор	n	#	op	r	1	# (эр	n	#	op	n c	n i	# (ор	n	#	ор	r	n #	0	р	n	#	ор	n	#	ор	n	#	ор	n	#								рI	n #	ŧo	p	4A n #		IP	Ľ	N	V	m	x	D	I	Ζ	С
6E	3	3	61	F 4	. 3	3	11 66	5	4	11 6C	5	ę	5	11 6D	6	5																								63			6									•	•	•	N	•	•	•	•	•	Z	•
81 6E	4	4	8 [.] 61	1 5 F	5	4 9	91 66	5	4	91 6C	5	1	5	91 6D	6	5																								91 63	5	3	9 6	18	в ;	3																
																																																				•	•	•	N	•	•	•	•	•	Z	•
51 67	7	5																																																		•	•	•	N	•	•	•	•	•	Z	•
51 66		5																																																		•	•	•	N	•	•	•	•	•	Z	•
51 E7	10	8																																																		•	•	•	N	•	•	•	•	•	Z	•
21 0E		4	01	1 E	3 4	4																																														•	•	•	N	•	•	•	•	•	Z	С
																																																				•	•	•	N	•	•	•	•	•	Z	С
																																																				•	•	•	N	•	•	•	•	•	Z	С
21 4E	7	4	2 [.] 41	1 8 F	3 4	4																																														•	•	•	N	•	•	•	•	•	Z	С
																																																				•	•	•	N	•	•	•	•	•	Z	С

		Operation		 1		 1			-		_	-		dre	_	_	_	_					_	 	
Symbol	Function	length (Bit)	IV op i		MI n a	or	A n			DII n			IR,										DIF		
ASRD #n (Note 4)	Arithmetic shift to the right by n bits (n = 0 to 31) E $\rightarrow D31 \dots D0 \leftarrow C$	32				D' 80 +	_	2	-															 	
BBC (Note 3)	if M(bit n) = 0 then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)	16/8																							
BBCB	if M8(bit n) = 0 then $PC \leftarrow PC$ + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)	8																							
BBS (Note 3)	if M(bit n) = 1 then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	16/8																							
BBSB	if M8(bit n) = 1 then $PC \leftarrow PC+cnt+REL$ (-128 to +127) (cnt: Number of bytes of instruction)	8																							
BCC	if C = 0 then PC←PC + 2 + REL (-128 to +127)	-																							
BCS	if C = 1 then PC \leftarrow PC + 2 + REL (–128 to +127)	-																							
BEQ	if $Z = 1$ then PC \leftarrow PC + 2 + REL (-128 to +127)	-																							
BGE	if N∀V = 0 then PC←PC + 2 + REL (-128 to +127)	-																							
BGT	if $Z = 0$ and $N \forall V = 0$ then $PC \leftarrow PC + 2 + REL$ (-128 to +127)	-																							
BGTU	if C = 1 and Z = 0 then $PC \leftarrow PC + 2 + REL (-128 to +127)$	-																							
BLE	if $Z = 1$ or $N \forall V = 1$ then $PC \leftarrow PC + 2 + REL$ (-128 to +127)	-																							
BLEU	if C = 0 or Z = 1 then PC \leftarrow PC + 2 + REL(-128 to +127)	-																							
BLT	if $N\forall V = 1$ then $PC \leftarrow PC + 2 + REL$ (-128 to +127)	_																							

		-							_														ddr												_											-										re		
AE	SS	A	AB:	S,	X	AE	S,	Y	1	AE	BL		A	BL	., X	((Al	3S)	_(A	AB:	S)	(AE	BS,	, X)) (ST	K	F	RE	L	DI	R, b	, R	AB	S, b), R	5	SR		(SF	R),	Y	Bl	K	# 0	M	AA	10	9	8	7	6	5	4	3 2	2	1
p r	1 #	F 0	pp	n	#	ор	n	#	0	p I	n	#	ор	n	1 #	0	p	n	# C	р	n	#	ор	n	#	ор	o n	#	ор	o n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	# 0	pp	n	# 0	p I	n #	_	_	_	_	_	_	_	DI	_	_
																																																	•	•	•	N	•	•	•	• •	2	20
																																41 5A	9	5	41 5E	9	6												•	•	•	•	•	•	•	••		•
																																52	8	4	57	8	5												•	•	•	•	•	•	•	• •	•	•
																																41 4A	9	5	41 4E	9	6												•	•	•	•	•	•	•	••	•	•
																																42	8	4	47	8	5												•	•	•	•	•	•	•	•••	•	•
																			+										90	6	2																		•	•	•	•	•	•	•	••	•	•
																													BO	6	2																		•	•	•	•	•	•	•	••	•	•
																													FO	6	2																		•	•	•	•	•	•	•	••	•	•
																													CO) 6	2																		•	•	•	•	•	•	•	••	•	•
																													80	6	2																		•	•	•	•	•	•	•	••	•	•
																													40	6	2																		•	•	•	•	•	•	•	•••	•	•
																			T										AO	6	2																		•	•	•	•	•	•	•	••	•	•
																													60	6	2																		•	•	•	•	•	•	•	••	•	•
			+															+											E0	6	2																		•	•	•	•	•	•	•	•••	•	•

		Operation														-		ng	_		_			 		 		
Symbol	Function	length (Bit)	IN op	ИР n			MN n		on	A	#		DIF					R, ` n ;										R), Y n #
BMI	if N = 1 then PC←PC + 2 + REL (−128 to +127)	_			m	op		п	op		n			m		m	op		r C				r U		04	 <i>"</i> C	<u>, 14, 1</u>	
BNE	if Z = 0 then PC←PC + 2 + REL (−128 to +127)	_																										
BPL	if N = 0 then PC \leftarrow PC + 2 + REL (-128 to +127)	-																										
BRA/BRAL (Note 5)	$\begin{array}{l} PC{\leftarrow}PC+cn\ t+REL\\ (BRA:{-}128\ to\ {+}127,\\ BRAL:\ {-}32768\ to\ {+}32767)\\ (cnt:\ Number\ of\ bytes\ of\ instruction)\\ PG{\leftarrow}PG+1\\ (When\ carry\ occurs)\\ PG{\leftarrow}PG-1\\ (When\ borrow\ occurs) \end{array}$	_																										
BRK (Note 6)	$\begin{array}{c} PC{\leftarrow}PC+2\\ M(S){\leftarrow}PG\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PCH\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PCL\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PSH\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PSL\\ S{\leftarrow}S-1\\ I{\leftarrow}1\\ PCL{\leftarrow}ADL\\ PCH{\leftarrow}ADM\\ PG{\leftarrow}0016 \text{ or }FF16 \end{array}$	-	00 ⁷	15	2																							
BSC (Note 7)	if A(bit n) or M(bit n) = 0 (n = 0 to 15), then $PC \leftarrow PC + cnt + REL (-128 to +127)$ (cnt: Number of bytes of instruction)	16/8							01 A0 + n			71 A0 + n	11	4														
BSR	(S)←PC + 2 PC←PC + 2 + REL (-1024 to +1023)	_																										
BSS (Note 7)	if A(bit n) or M(bit n) = 1 (n = 0 to 15), then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	16/8							01 80 + n	7		71 80 + n	11	4														
BVC	if $V = 0$ then PC \leftarrow PC + 2 + REL (-128 to +127)	-																										
BVS	if V = 1 then PC←PC + 2 + REL (−128 to +127)	-																										

																										Ad	dd	re	s	sir	ng	I N	/10	d	es																								_	Р	ro	ce	ess	50	r S	Sta	itu	s r	eg	jis	te	r
ABS ABS, X ABS, Y ABL ABL, X (ABL, X) op n # Dp											A	BS	5)	L	(A	B	S)	(A	B	S, 1	X)		SI	٢K			RE	L		DIF	R, I	o, F	A	BS	5, b	, R		SI	R	(SF	R),	Y	I	BLI	K	Τ	М	AA	ł	10								3													
ор	n	#	ор	r	1	#	ор	n	#	¥ (эр	r	1	#	op	o r	n	#	0	p	n	#	0	p	n	#	op		n	#	op	o I	n	#	op	r	1	# (ор	n	#	c	р	n	#	op	o r	n #	‡ 0	pp	n	#	ор	n	#	0	р	n	#									D				
																																				6																								_	•	1	+	-	_		•	-	•	-	+	_
																																			DC	0 6		2																						•	•	•	•	•	•	•	•	•	•	•	•	•
																																			10	6	2	2																						•	•	•	•	•	•	•	•	•	•	•	•	•
																																			20	5	2	2																						•	•	•	•	•	•	•	•	•	•	•	•	•
																																			A7	7 5		3																																		
																																																												•	•		•	•	•	•	•	•	1		•	•
71 1 E + n	0	5																																																										•	•		•	•	•	•	•	•	•	•	•	•
																																			F8 FF	8 7		2																						•	•			•	•	•	•	•	•	•		•
71 1 C0 + n	0	5																																																										•	•			•	•	•	•	•	•		•	•
		Ī																																_	50	6		2	1																					•	•		•	•	•	•	•	•	•	•	•	•
																																			70	6		2																						•	•	•	•	•	•	•	•	•	•	•	•	•

Symbol	Function	Operation		M	_		IM		Т		A		_	DIR	. 1	A DI	_		_	1oc	_	10	V	/Г	מוי	V		2	L(D	
Symbol	Function	length (Bit)							0			# c																	op	
CBEQ (Notes 1 and 3)	if Acc = IMM or M = IMM then $PC \leftarrow PC$ + cnt + REL(-128 to +127) (cnt: Number of bytes of instruction)	16/8								1	6 3 7 -		41 ;A	9	5															
CBEQB (Note 1)	if AccL = IMM8 or M8 = IMM8 then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)								A:	2	6 : 7	3 6 4	62	8	4															
CBNE (Notes 1 and 3)	if Acc \neq IMM or M \neq IMM then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)								B	6 1	6 3 7 1		11 A	9	5															
CBNEB (Note 1)	if Acc∟≠ IMM8 or M8 ≠ IMM8 then PC←PC+cnt+REL(-128 to +127) (cnt: Number of bytes of instruction)	8							B	2	6 3 7	_	'2	8	4															
CLC	C←0	-	14	1	1																									
CLI	1←0	_	15	3	1																									-
CLM	m←0	-	45	3	1																									
CLP	PS⊾(bit n)←0 (n = 0 to 7. Multiple bits can be specified.)	-				98	3 4	2																						-
CLR (Note 1)	Acc←0	16/8								1	1 ⁻ 2 2																			-
CLRB (Note 1)	Acc⊦←00₁6	8							4	4	1 1 2 2																			
CLRM	M←0	16/8											02	5	2															
CLRMB	M8←0016	8										C	2	5	2															-
CLRX	X←0	16/8	E4	1	1																									
CLRY	Y←0	16/8	F4	1	1																								-	-

						_						_									A	٩d	ldr	es	sir	ng	M	od	es																				Ρ							re		
A op	BS	3	AE	BS,	, X	A	BS	i, Y	1	A	BL		AE	ЗL,	X	(.	AB	S)	L	(A	BS	5)((AB	S,	X)	S	STI	K		RE	L	DI	R, b	, R	AB	S, b	, R	S	SR		(SF	R),	Y	BL	.K	١	MA	A	10	9	8	7	6	5	4	3 2	2 1	0
ор	n	#	ор	n	#	op	r	#	‡ 0	р	n	# (ор	n	#	op	o n	#	0	рı	n ‡	# (op	n	#	ор	n	#	op	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	# C	p r	ו #	op	n	#								DI		
																																																	•	•	•	N	V	•	•	• •	Z	C
																																																	•	•	•	N	V	•	•	••	Z	C
																																																	•	•	•	N	V	•	•	••	Z	c
																																																	•	•	•	N	V	•	•	••	Z	C
																																												+					•	•	•	•	•	•	•	••	•	0
																																																	•	•	•	•	•	•	•	• 0	•	•
																																																	•	•	•	•	•	0	•	••	•	•
																																																	•	•	•	Sp be		cifi om	ed es	fla("0.'	ġ	1
																																																	•	•	•	0	•	•	•	••	1	•
																																																	•	•	•	0	•	•	•	••	1	•
D7 :	5	3																																															•	•	•	•	•	•	•	••	•	•
C7 !	5	3																																															•	•	•	•	•	•	•	••	•	•
																																																	•	•	•	0	•	•	•	••	· 1	•
																																																	•	•	•	0	•	•	•	••	· 1	•

		Operation									_			_	Ad		-		-						1		,				_	_
Symbol	Function	length (Bit)		MF n			MN n			A n ‡	# c		IR n ‡		DIR p n					DIF n										t) L(# 0		
CLV	V←0	_	65	-	1	-			-						-													-				
CMP (Notes 1 and 2)	Acc – M	16/8				46 81 46					8		3 2		15				11 40 91 40	6	3	41	7		11 48 91 48	7	3	42		3 11 49 3 91 49	9 1 9	
CMPB (Note 1)	AccL – IMM8	8				38 81 38					-	71		-					-10			-			-10			42		-		
CMPD	E – M32	32				38 3C	3	5			В	A	6 2	2 B	В 7	2			11 B0	9	3	11 B1	10	3	11 B8	10	3	11 B2	11 :	3 11 B§	1 12 9	2 3
CMPM (Note 3)	M – IMM	16/8										51 23	5 4	1																		
СМРМВ	M8 – IMM8	8										51 22	5 4	1																		-
CMPMD	M32 – IMM32	32										51 \3	7	7																		
CPX (Note 8)	X – M	16/8				E6	1	2			2	22	3 2	2																		
CPY (Note 8)	Y – M	16/8				F6	1	2			3	32 3	3 2	2																		
DEBNE (Note 4)	$M \leftarrow M - IMM(IMM = 0 \text{ to } 31)$ if $M \neq 0$, then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	16/8									A	211 \0 + mm	2 4	1																		
DEC (Note 1)	Acc \leftarrow Acc - 1 or M \leftarrow M - 1	16/8							B3 81 B3		19	92	6 2	2 4 9	1 8 B	3																
DEX	X←X − 1	16/8	E3	1	1				-																							
DEY	Y←Y – 1	16/8	F3	1	1																											
DIV (Notes 2, 9, and 10)	A (quotient) ← (B, A) ÷ M B (remainder)	16/8				31 E7	15	3			2 E		6 3	3 2 E	1 17 B	3			21 E0	18	3	21 E1	19	3	21 E8	19	3	21 E2	20	3 21 E	1 21 9	1 3

																							/	٩c	ldr	es	ssi	ng	N	10	de	s																												s re			
A	B	S	A	BS	S, X	χ	AB	S,	Y		A	BL		A	BL	.,)	K	(A	B	S)	L	.(A	BS	5)	(AE	3S,	, X)	S٦	ΓK		R	EL	[DIR	l, b,	R	AB	S, b), R		SF	2	(SR	R),	Y	В	LK	<u>í</u>	Μ	AA	1	0	8	7	6	5	4	3	2	1	0
ор	n	#	0	n q	n #	# (op	n	#	0	p	n	#	op	r	1 #	# (р	n	#	0	p	n	#	ор	n	#	op	ı c	ז <i>ו</i>	# (p	n	# 0	р	n	#	ор	n	#	oţ	n	#	ŧ o	p	n	# (op	n	# (р	n ‡	_	IF	_	-	-	1	-	D	_	_	
																																																					•	•	•	•	0	•	•	•	•	•	•
4E 81 4E						4	16			40				4D																											43 91	5		4	4								•	•	•	N	V	•	•	•	•	Z	С
4E			41	F		4	46			4()			40																											43	8		4	4								•	•	•	N	V	•	•	•	•	Z	С
BE	6	3	B	F 7	' 3	3 1 E	11 36	8	4	11 B(8	5	11 BC	g)	9 :	5																								11 B3	8	3	5 1 B	11	1	3						•	•	•	N	V	•	•	•	•	Z	С
51 27	5	5																																																			•	•	•	N	v	•	•	•	•	Z	С
51 26	5	5																																																			•	•	•	N	V	•	•	•	•	Z	С
51 A7	7	8																																																			•	•	•		V	•	•	•	•	Z	С
41 2E	4	4																																																			•	•	•	N	V	•	•	•	•	Z	С
41 3E	4	4																																																			•	•	•	N	V	•	•	•	•	Z	С
D1 E0 +	11 n	5																																																			•	•	•	•	•	•	•	•	•	•	•
97	6	3	4 9	1 8 F	3	4																																															•	•	•	N	•	•	•	•	•	Z	•
			T																		T	T																															•	•		• •	•	•	•	•	•	Z	•
						+																																															•	•	•	N	•	•	•	•	•	Z	•
21 EE	16	4	2' El	1 1 F	7	4 2	21 E6	17	4	21 E(11	7	5	21 EC	18	8 8	5																								21 E3	17	3	2 E	1 2 4	20	3						•	•	•	N	v	•	•	•	I	Z	С

		Operation										_			_		ng l									,			_	_	
Symbol	Function	length (Bit)	MF n		MN n			A n	#		DIR n						λ, Υ η #		(DI										:) L(# 0		
DIVS (Notes 2, 9, and 10)	A (quotient) ←(B, A) ÷ M B (remainder) (Signed)	16/8		 31 F7	-	-	- F			-	-	3	21 2 =B	-	-	·F		-	25	-		26	3		26	3	-	_	3 2' F	1 2	-
DXBNE (Note 4)	$X \leftarrow X - IMM (IMM = 0 \text{ to } 31)$ if X ≠ 0, then PC ← PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)	16/8		01 C0 + imr		3																									
DYBNE (Note 4)	$Y \leftarrow Y - IMM (IMM = 0 \text{ to } 31)$ if $Y \neq 0$, then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)	16/8		01 E0 + imr		3																									
EOR (Notes 1 and 2)	Acc←Acc∀M	16/8		76 81 76					8			3 8	7B 4 31 5 7B					70	6		71	7	3	78		3	72		3 1' 7! 3 9' 7!	9 1 9	
EORB (Note 1)	Accl←Accl∀IMMB	8		33 81 33		2 3																									
EORM (Note 3)	M←M∀IMM	16/8								51 73	7	4																			
EORMB	M8←M8∀IMM8	8								51 72	7	4																			
EORMD	M32←M32∀IMM32	32								51 F3	10	7																			
EXTS (Note 1)	$\begin{array}{c} Acc \leftarrow AccL (Extension sign) \\ (Bit 7 of AccL = 0) \\ b_{15} & b_7 & b_0 \\ \hline 00000000 0 & 0 \\ \hline AccH & AccL \\ (Bit 7 of AccL = 1) \\ b_{15} & b_7 & b_0 \\ \hline 1111111 1 \\ \hline AccH & AccL \end{array}$	16				-		1 2	1 2																						
EXTSD	$\begin{array}{c c} E \leftarrow E_{L}(= A) & (Extension sign) \\ (Bit 15 of A = 0) \\ b_{15} & b_{0} b_{15} & b_{0} \\ \hline 0000_{16} & 0 \\ \hline E_{H}(B) & E_{L}(A) \\ (Bit 15 of A = 1) \\ b_{15} & b_{0} b_{15} & b_{0} \\ \hline FFFF_{16} & 1 \\ \hline E_{H}(B) & E_{L}(A) \end{array}$	32					31 B0	5	2																						
EXTZ (Note 1)	Acc ← AccL (Extension zero) b15 b8 b7 b0 000000000	16					34 81 34	1 2	1 2																					T	
EXTZD	$\begin{array}{c c} E \leftarrow E_L(=A) \text{ (Extension zero)} \\ b_{15} & b_0 & b_{15} & b_0 \\ \hline 0000_{16} & \\ \hline E_{H}(B) & E_L(A) \end{array}$	32					-	3	2																						

																								A	dc	ire	ess	sir	ng	Μ	00	le	s																					Τ	Pr	oc	es	so	r S	Sta	tus	s re	gi	ste	ər
A	BS	3	A	BS	, X	(/	٩B	S,	Y		AE	BL		A	BL	_,)	X	(/	۱B	S)		_(/	۱B	S)	(A	B:	S,	X)		SТ	K		R	EL		DIR	l, b	, R	AB	S, ł), R		SI	R	((SF	R),	Y	В	LK	(Ν	IAA	<u>۱</u>	0	9	8	7	6	5	4	3	2	1	0
ор													#	op	ı c	n	#	ор	n	#	ŧ	р	n	#	0	p	n	#	ор	n	#	0	р	n	#	ор	n	#	ор	n	#	o	o r	ו #	# (р	n	# (ор	n	# (ор	n	#	I	PL		Ν	V	m	х	D	I	Z	С
21 2 FE	23	4	21 FF	24	4	4 2 F	21	24	4	2' F(12	4	5	21 FC	12	5	5																									21 F3	3	4 3	3 2 F	21 2 =4	27	3						,	•	•	•	N	V	•	•	•	I	z	С
																																																							•	•	•	•	•	•	•	•	•	•	•
																																																						1	•	•	•	•	•	•	•	•	•	•	•
7E :	3	3	7F	4	3	1	11	5	4	11	1 5	5	5	11	1 6	6	5						_																			11	1 5	3	3 1	11 8	8	3						╉	•	•	•	N	•	•	•	•	•	Z	•
7E 3 81 4 7E	4	4	81	5	4	0	76 91	5	4	91	; 1 5	5	5	7L 91) 1 E	3	5																									73 91	15	3	3 9	74 91	8	3																	
/E			/F			/	6							/L																												73	5			74								,	•	•	•	N	•	•	•	•	•	z	•
51 77	7	5																																																					•	•	•	N	•	•	•	•	•	z	•
51 76	7	5																																																					•	•	•	N	•	•	•	•	•	z	•
51 1 F7	0	8																																																					•	•	•	N	•	•	•	•	•	z	•
																																																							•	•	•	N	•	•	•	•	•	Z	•
																																																							•	•	•	N	•	•	•		•	Z	•
																																																							•	•	•	0	•	•	•	•	•	Z	•
																																																							•	•	•	0	•	•	•	•	•	z	•

.		Operation				1	• ~ ~		1									1	-	g N	-						<u>.</u>			1.			<u>.</u>		
Symbol	Function	length (Bit)		MF n			MN n			A n	#		DIF n							, Y #			R) #							L(
INC	Acc←Acc + 1	16/8	· F					ŀ							41	8	3									+	f		F	+ P	H	ŀ	"P	F	ť
(Note 1)	or M←M + 1								81		2				8E	5																			
INX	X←X + 1	16/8	C3	1	1				A3																+	╈	+		-	┢	\vdash	┝	-	┢	╀
INY	Y←Y + 1	16/8	D3	1	1																								-						T
JMP/JMPL	When ABS specified																												L						+
	PCL←ADL PCH←ADM																																		
	When ABL specified PCL←ADL PCH←ADM PG←ADH																																		
	When (ABS) specified PCL←(ADM, ADL) PCH←(ADM, ADL + 1)																																		
	When L(ABS) specified $PCL \leftarrow (ADM, ADL)$ $PCH \leftarrow (ADM, ADL + 1)$ $PG \leftarrow (ADM, ADL + 2)$																																		
	When (ABS,X) specified $PCL \leftarrow (ADM, ADL + X)$ $PCH \leftarrow (ADM, ADL + X + 1)$																																		
JSR/JSRL	When ABS specified $PC \leftarrow PC + 3$ $M(S) \leftarrow PCH$ $S \leftarrow S-1$ $M(S) \leftarrow PCL$ $S \leftarrow S-1$ $PCL \leftarrow ADL$ $PCH \leftarrow ADM$	-																																	
	When ABL specified $PC \leftarrow PC + 4$ $M(S) \leftarrow PG$ $S \leftarrow S - 1$																																		
	When (ABS,X) specified $PC \leftarrow PC + 3$ $M(S) \leftarrow PCH$ $S \leftarrow S - 1$ $M(S) \leftarrow PCL$ $S \leftarrow S - 1$ $PCL \leftarrow (ADM, ADL + X)$ $PCH \leftarrow (ADM, ADL + X + 1)$																																		
LDA	Acc—M	16/8				16	1	2		F		1A	3	2	18	4	2	T								3	18	6		11		3	19	8	3
(Notes 1 and 2)							2	3						3	81	5	3	-				6			1 7	3				12 91	8	3			
LDAB	Acc M8 (Extension zero)	16				16 28	1	2		╞		1A 0A		2	1E 0E		2	┢				6			1 7	3	18 08		2	12 11	8	3	19 09		;
(Note 1)						81						81									00			01	1					02				9	ļ

						_			_							_									A	d	dre	ess	sin	ng	М	oc	les	3																							F	Pro	DCE	ess	sor	·s	ta	tus	s re	egi	ist	ər
	٩B	s	A	٩B	S,	Х	A	۱B	S,	Y		A	BL		A	В	L,	Х	(AE	3S)	L(AE	s)(/	٩B	S, I	X)	S	ST	K		RI	ΞL	I	DIF	R, b	, R	AE	BS,	b,	R	ŝ	SF	2	(\$	SR	R),	Y	E	3Lŀ	(Ν	MA	A	10											
ор	n	#	0	р	n	#	0	р	n	#	op	þ	n	#	0	р	n	#	op	ı c	1	#	ор	n	#	10	р	n	#	ор	n	#	0	р	n	# (ор	n	#	op	o r	n ‡	# (ор	n	#	o	р	n	# (ор	n	#	ор	n	#									D			
87	6	3		11 3F	8	4																																																			•			•	N	•	•	•	•	•	Z	•
																																																									•	•	•	•	N	•	•	•	•	•	Z	•
																																																									•	•	•	• 1	• ۱	•	•	•	•	•	Z	•
90	: 4	3	;								AC		5	4					3 ⁻ 50		,		31 5D		4	B	C	7	3																												•	•				•	•	•	•	•	•	•
	6										AC															В	D	8	3																												•			•	•	•	•	•	•	•	•	•
1E		3	1	F	4	3	1 [.] 11	1 6	5	4	10	;	4	4	1[D	5	4																									1	13			14	4	8								•	•		• •	• ۱	•	•	•	•	•	Z	•
1E			1	F			1	6			1(7		5	8 [.] 1[1 D	6	5																									9	91 13	5	3	91 14		3	3																		
OF	3	3	0	F	4	3	1	1	5	4	00	;	4	4	0[5	5	4																								T	ŀ	11 03	5	3		1	8	3							•	•		• (•	•	•	•	•	Z	•
0L 81 0E	4	4	8	1	5	4	9	1	5	4	81		5	5	8	1	6	5																									-	91 03	5	3	9 ⁴	1 8	в	3																		

		Onerstin													Ac	dd	res	ssii	ng	_											_
Symbol	Function	Operation length (Bit)	IN op	/IP			/M			A	#				DIF op																R), `
LDAD	E←M32	32	ор	n	_	2C	-	-	op		_	_	_	-	BB :	_	_	op		+-	19	_	_	1 10	_	_	_		_	_	n #
LDD n (Notes 11 and 12)	DPRn←IMM16 (n = 0 to 3. Multiple DPRs can be specified.)	16			? E	38 1 90 38 1 90 - 2		2+																							
LDT	DT-IMM8	8				31 IA	4	3																							
LDX (Note 8)	X←M	16/8			(26	1	2			C)2	3	2				41 05	5 3	3											
LDXB	X←IMM8 (Extension zero)	16			2	27	1	2																							
LDY (Note 8)	Y←M	16/8			C	D6 1	1 :	2			1	2	3	2	41 : IB	5 3	3														
LDYB	Y←IMM8 (Extension zero)	16			3	57	1	2																							
LSR (Note 1)	Logical shift to the right by 1 bit m = 0 Acc or M16 $0 \rightarrow b_{15}b_{0} \rightarrow C$ m = 1 AccL or M8 $0 \rightarrow b_{7}b_{0} \rightarrow C$	16/8						-				21 2A	7	3	21 2B	8 :	3														
LSR #n (Note 4)	Logical shift to the right by n bits (n = 0 to 15) m = 0 A $0 \rightarrow b15b0 \rightarrow C$ m = 1 A $0 \rightarrow b7b0 \rightarrow C$	16/8						(ļ	6 +	2																				
LSRD #n (Note 4)	Logical shift to the right by n bits (n = 0 to 31) E $0 \rightarrow b31b0 \rightarrow C$	32								8 + mm	2																				t

																								A	bb	re	ssi	in	g I	Mo	bd	es																						Ρ	roo	ces	sso	or S	Sta	atu	s r	eg	jist	er
A	B	S	A	BS	S, 1	Х	AB	3S	;, `	Y	A	B	L	A	٩B	L,	Х	()	٩B	S)	L	_(A	B	S)	(A	BS	3, X	()	S	T٢	(F	RE	L	DI	R, I	o, R	AE	BS,	b, F	2	S	R		(SI	R),	Υ	E	3Lŀ	<	Ν	ΛA	A	10	9	8	7	6	5	4	3	2	1	0
ор	n	#	op	o r	n i	#	ор	n	i ‡	¥ (op	n	#	0	p	n	#	òp	n	#	ŧ c	p	n	#	op	n	#	: c	pp	n	#	ор	n	#	op	n	#	op	n) #	0	p	n	#	op	n	#	ор	n	#	ор	n	#		IPl	_	N	V	m	x	D	1	Z	С
8E																				╈	+	•			<u> </u>		+	+	+			ŀ	+		ŀ		+	+ ·	+	╈	_	_	_	_	11	_	_	<u> </u>																
8Ε	6	3	٥ŀ			5	11 86	8		1	sc	1	4	8	D	8	4																								8	3	8	3	11 84	11	3							•	•	•	N	•	•	•	•	•	Z	•
																																																						•	•	•	•	•	•	•	•	•	•	•
																																																						•	•	•	•	•	•	•	•	•	•	•
07	3	3					41 06	5	;	4																																												•	•	•	N	•	•	•	•	•	z	•
																																																						•	•	•	0	•	•	•	•	•	z	•
17	3	3	41 1F	5	5	4																																																•	•	•	N	•	•	•	•	•	z	•
																																																						•	•	•	0	•	•	•	•	•	z	•
21 2E	7	4	21 2F	-	В	4																																																•	•	•	0	•	•	•	•	•	Z	C
																																																						•	•	•	0	•	•	•	•	•	Z	C
																																																						•	•	•	0	•	•	•	•	•	z	С

_	_	Operation				-					-				_			stin												. 1		
Symbol	Function	length (Bit)			ИР n	# 0	IMI p n	M #		A n	# 0		IR n	#	DIF op	t, Χ n∣≠	(# (DIR op	t, Y n #	e (DII n	R) #	(D	DIR,	X) #	(DI op	R), \ n #	L	(DIF n	t) L # c	(DIF	.), \ i #
MOVM (Note 2)	m = 0 M16(dest)←M16(source)	16/8		IMM							8	6	5		31 47	7	4															
	m = 1 M8(dest)←M8(source)		e	DIR						_	5	8	6	3																	+	
			Source	DIR, X						_	-	_	6																		_	_
				ABS		_				+		D		4	_	-		_													+	+
MOVMB	M8(dest)←M8(source)	8		ABS, X		+				+				3	31	7	4													+	+	\vdash
				DIR							4	8	6	-	3A																-	
			Source	DIR, X						+			+			t														+	+	+
			Х	ABS					_	+	4	С	6	4		T															+	+
				ABS, X							4	D	7	4																	+	
MOVR (Notes 7 and 13)	m = 0 M16(dest1) ← M16(source1) : :	16/8		IMM							-	i1 : 0 : + 5	3 : + 5n 2	2 + 2n																		
	$\begin{array}{l} M16(dest\ n){\leftarrow}M16(source\ n)\\ m=1\\ M8(dest1) {\leftarrow}M8(source1) \end{array}$			DIR							-	i1 : 10 : + 6	3 2 + Sn 2	2 + 2n																		
	: : M8(dest n)←M8(source n) (n = 0 to 15)		Source	DIR, X																												
				ABS							9	0	3 : + 5n 3	+																		Ī
				ABS, X							1	0	3 : + Sin 3	+																		
MOVRB (Note 7)	M8(dest1) ←M8(source1) : M8(dest n)←M8(source n)	8		IMM							0 + 1	0 . + 5 n	3 2 + 5n 2	+ 2n																		
	(n = to 15)			DIR							6 4 1	:1 : :0 · + 6	3 : + Sn 2	2 + 2n																		
			Source	DIR, X																												
				ABS							8 - 1	10 - + 6 n	3 : + Sn 3	+ 3n																		
				ABS, X							7 0 -	1 : 0 - + 6	3 : + Sn 3	2 + 3n																		

APPENDIX Appendix 6. Machine instructions

																										0	De	st	in	ati	io	n																									F	Pro	oce	ss	501	r S	ta	tus	s re	eg	ist	ier
A	BS	3	A	BS	s,)	K /	٩B	S,	Y		A	BL		A	BL	_,	Х	()	AB	35	5)	L	(A	BS	3)	(AE	3S	, X)	S	T	K		R	E١	-	DI	IR,	b, I	R /	٩B	S, b), R		SI	R	(SF	R),	Y	В	ßLł	<	Ν	ΛA	A	1(8	1	7	6	5	4	3	2	1	0
ор	n	#	op	r	1 #	# (р	n	#	0	р	n	#	o	ı c	n	#	op	b I	n	#	op	ı c	n i	#	ор	n	#	C	р	n	#	ŧ 0	р	n	#	op	ı c	n ‡	‡ (эр	n	#	o	o r	n #	# c	p	n	#	ор	n	#	ор	n	#		IF	Ľ	N	1	VI	m	x	D	I	z	0
96	4	4	31 57	1 6	; ;	5																																																			•	•	•	•	•	•	•	•	•	•	•	•
78	5	4																																																																		
79	6	4																																																																		
7C	5	5																																																																		
B9	4	4	31 3E	6	; {	5																																												_							•	•		•	•	•	•	•	•	•	•	•
68	5	-																															T																																			
69	6	4				╡					t	+							+			\mid		+					t				\dagger					t	+	+							+	+		-																		
6C	5	5																																																																		
61 30 + n	+ 4n	+ 3n																																																							•	•	•	•	•	•	•	•	•	•	•	•
61 70 + n	3 + 5n	2 + 3n																																																																		
71 70 + n	+ 6n	+ 3n																																																																		
61 B0 + n	3 + 5n	2 + 4n																																																																		
61 20 + n	3 + 4n	2 + 3n																																																							•	•	•	•	•	•	•	•	•	•	•	•
61 60 + n	3 + 5n	2 + 3n																																																																		
71 60 +	3 + 6n	2 + 3n																																																																		
11 61 A0 + n	3 + 5n	2 + 4n																																																																		

		Operation									-						_		ng	_			_			-			_					
Symbol	Function	length (Bit)		MP			MN n			A	# /		DIR n						۲, ۱ n #									R), Y n #						
MPY (Notes 2 and 14)	(B, A)←A X M	16/8	04			31 C7	_	-	υp		2	_	_	3	21 1 CB	-	_	op		2		_	_	1 12		3 2		2 3		1 13	3			
MPYS (Notes 2 and 14)	(B, A)←A X M (Signed)	16/8				31 D7	8	3				21 DA	9	3	21 1 DB	0	3			2 D	1 11 0	1 :	3 2 D		2		21 1 08	2 3	3 21 D2			21 D9	14	3
MVN (Note 15)	$\begin{array}{l} M(Y + k) \leftarrow M(X + k) \\ k = 0 \text{ to } i - 1 \\ \left(\begin{array}{c} \text{i: Number of transfer bytes} \\ \text{specified by accumulator A} \end{array} \right) \end{array}$	16/8																																
MVP (Note 16)	$\begin{array}{l} M(Y-k) \leftarrow M(X-k) \\ k = 0 \text{ to } i-1 \\ (i: Number of transfer bytes \\ specified by accumulator A \end{array}$	16/8																																
NEG (Note 1)	Acc← –Acc	16/8							24 81 24		1 2																							_
NEGD	E←-E	32							31 80	4	2																						_	
NOP	PC←PC + 1 When catty occurs in PC PG←PG + 1	_	74	1	1																													_
ORA (Notes 1 and 2)	Acc←Acc∨M	16/8			-	56 81					8	31		3	5B 81					5 9) 1 6		5 [.]	1 1 7		5 3 9	8	7 3 7 3	52 91	2	3	59 91		3
ORAB (Note 1)	Acc∟←Acc∟∨IMM8	8				56 63 81 63					5	5A			5B					5			5	1		5	8		52	!		59		
ORAM (Note 3)	M←M∨IMM	16/8										51 33	7	4																			_	
ORAMB	M8←M8∨IMM8	8										51 32	7	4																				_
ORAMD	M32←M32∨IMM32	32										51 1 33	10	7																			_	
PEA	M(S)←IMMH S←S – 1 M(S)←IMML S←S – 1	16																																_
PEI	$\begin{array}{l} M(S) \leftarrow M((DPRn) + dd + 1) \\ S \leftarrow S + 1 \\ M(S) \leftarrow M((DPRn) + dd) \\ S \leftarrow S - 1 \qquad (n = 0 \text{ to } 3) \end{array}$	16																																

																								A	١d	dr	es	ssi	ing	g I	Иc	bd	es																							Ρ	roo	ces	ssc	or S	Sta	itu	s r	eg	ist	ər
AE			AĘ	3S	,)	(/	٩B	S	, Y	'	A	В	L	ŀ	٩B	L,	Х	(A	ЗŞ	5)	L(AE	ЗS)(AE	3S	, X	()	S	ΤK	(1	RE	L	C	۶IR	, b	R	AB	S,	b, F	2	S	Ŗ		(SF	R),	Y	E	3Lł	<	Ν	ΛA.	A	10	9	8	7	6	5	4	3	2	1	0
op r																			p I	n	#	ор	n	1 #	‡ (эр	n	#	! o	р	n	#	op	n	#	ŧ o	р	n	#	ор	n	#									n	#	ор	n	#		IPL						D		_	
21 9 CE	4	4	21 CF	10	4	1 2 C	21 26	10	4	2 C	C	10	5	2	21 2D	11	5																										21 C:	1 1(3	0	3	21 C4	13	3							•	•	•	N	•	•	•	•	•	z	0
21 9 DE	4	4	21 DF	10	4	1 2 C	21 06	10	4	2 D	1 ' C	10	5	2	21 DD	11	5																										21 D:	10 3) :)	3	21 ⁻ D4	13	3							•	•	•	N	•	•	•	•	•	z	0
																																																		31 2B	5 + 5 i	4				•	•	•	•	•	•	•	•	•	•	•
																																																		31 2A	9 + 5i					•	•	•	•	•	•	•	•	•	•	•
																																																								•	•	•	N	V	•	•	•	•	z	С
																																																								•	•	•	N	v	•	•	•	•	z	С
																																																								•	•	•	•	•	•	•	•	•	•	•
5E 3						5	56			5	С			5	D			_											I														53	3			11 54									•	•	•	N	•	•	•	•	•	z	•
81 4 5E	ا	4	81 5F	5	4	5	91 56	5	4	9 5	1 C	5	5	9 5	91 5D	6	5																										91 53	1 5 3	5	3	91 54	8	3																	
																																																								•	•	•	N	•	•	•	•	•	z	•
51 7 37		5																																																						•	•	•	N	•	•	•	•	•	z	•
51 7 36	Ę	5																																																						•	•	•	N	•	•	•	•	•	z	•
51 1(B7	0	8																																																						•	•	•	N	•	•	•	•	•	z	•
																														1 C	5	4																								•	•	•	•	•	•	•	•	•	•	•
						T				T															Ť				3	1 B	7	3																								•	•	•	•	•	•	•	•	•	•	•

.		Operation	-		-					-					_	g N	_		 					
Symbol	Function	length (Bit)	IN op	/IP	# /	MI n n		lor	A	#		DIR n									t), Y			
PER	$ \begin{array}{l} EAR \leftarrow PC + IMM16 \\ M(S) \leftarrow EAR H \\ S \leftarrow S - 1 \\ M(S) \leftarrow EAR L \\ S \leftarrow S - 1 \end{array} $	16	ορ		# 0		1 #			#	op		#			#		 #	,		1 #		# 0	
PHA		16/8																						
РНВ	$\label{eq:main_state} \begin{array}{l} m=0\\ M(S)\leftarrow BH\\ S\leftarrow S-1\\ M(S)\leftarrow BL\\ S\leftarrow S-1\\ m=1\\ M(S)\leftarrow BL\\ S\leftarrow S-1 \end{array}$	16/8																						
PHD	$\begin{array}{l} M(S)\leftarrow DPR0H\\ S\leftarrow S-1\\ M(S)\leftarrow DPR0L\\ S\leftarrow S-1 \end{array}$	16																						
PHD n (Note 11)	$\begin{array}{l} M(S) \leftarrow DPRn \mbox{H} \\ S \leftarrow S - 1 \\ M(S) \leftarrow DPRn \mbox{L} \\ S \leftarrow S - 1 \\ \end{array} (n = 0 \ to \ 3) \\ \label{eq:main_second} \\ \mbox{When multiple DPRs are} \\ \mbox{specified, the above} \\ \mbox{operations are repeated.} \end{array}$	16																						
PHG	M(S)←PG S←S – 1	8																						
PHLD n (Note 11)	$\begin{array}{l} M(S) \leftarrow DPRn H\\ S \leftarrow S - 1\\ M(S) \leftarrow DPRn L\\ S \leftarrow S - 1\\ DPRn \leftarrow IMM16 (n = 0 \text{ to } 3)\\ \end{array}$ When multiple DPRs are specified, the above operations are repeated.	16																						
PHP	M(S)←PSH S←S – 1 M(S)←PSL S←S – 1	16																						T
PHT	M(S)←DT S←S – 1	8																						+

																						Ac	ddr	es	ssi	ng	, N	100	des	5																				F	Pro	oce	ess	or	Sta	atu	is r	egi	ste	ər
Α	BS	3	AE	3S	, X	A	BS	S, Y	Y	A	BL	_	A	BL	, X	(A	3S))	_(A	B	S)	(AE	3S	, X)	ST	ĸ		RE	EL	D	DIR,	, b,	R/	٩BS	S, b,	, R		SR	2	(S	R),	Y	В	LK	:	Μ	AA	1							3			
ор	n	#	ор	n	#	op	o r	n #	# c	эр	n	#	op	n	#	o	p I	n #	‡ (p	n	, #	op	n	#	op	o r	n #	ŧ o	рI	n #	ŧo	p	n	#	op	n	#	ор	n	#	op	n	#	ор	n	# (ор	n ‡	4	IF	۶L	N	1 V	m	x	D	Ι	Ζ	С
	+					<u> </u>	+		+						┢			+		-						_	1 6	_	_				-	+	+			_							·			·	+							-				•
																										4	ה ר	"																								' '	• •	•	•	•	•	•	•	•
																										1																																		
																										85	5 4	1																										•	•	•	•
+	+					+	+	+	╉	+		-	$\left \right $	+	+	+	+	+	+	+	+						-	-	+	+	+	+	+	+	+	+						\square	\vdash	+	+	+	+	+	+	+	+	+	+	+	+	+	\square			-
																										81 85	15	2																						•	• •	• •	• •	•	•	•	•	•	•	•
								1																		00	1																																	
																										83	3 4	1																														•		
	+					+	+	+	+	+					+		+	+	+		+					L.				+		+		+	+	+									+	+		+	+	+	+	+	+	+		+			-	
																										01	8 12	4																						•	• •	· •	• •	•	•	•	•	•	•	•
																										OF																																		
																										[
																										┝	+	+	-																															
																										B8	3 11	2																																
																										01	+																																	
																										 0F	_	li																																
																			Τ							31	1 4	2					T	Τ		Τ								Τ					Τ								•		•	
																										60																														Ľ				
								1																																																				
+	+			-	+	+	+	+	+	+		-	┢	+	+	+	+	+	+	+	+				+	Pr	3 1 4		+	+	+	+	+	+	+	+							\vdash	+	+	+	+	+	+	+	+	+	+	+	+	+	\vdash			
																										01		' 4	1																					•	• •	' '	• •	•	•	•	•	•	•	•
								1																		0F																																		
																										╞	+	+	-																															
																										B	B 11	2	2																															
																										01	1+																																	
								1																			3	ľ	1																															
																																											Ц											Ļ						
									ľ								Γ									AS	5 4	1								ſ																. [.	• •	•			•	•	•	•
						T	t	T	1							T	t		1	1	1					31	1 4	1 2	,	\dagger	1	T	T		1	1							Π			1	1			1.								•		
																										40)]		1																								Ĩ °	•	-		•		•	ľ
						1							1													1				1																						1			1		1			L

		Operation		,									_	ng I	_		_			-					-		_
Symbol	Function	length (Bit)	IN op 1			on	A	#		DIF		DIF				DIF	۲) #	(DI	R, λ n ∣ ∔	() (#		t), Y	L(DIF	₹) [L(DIF	۲), ۱ n↓+
PHX	$\begin{array}{l} x = 0 \\ M(S) \leftarrow XH \\ S \leftarrow S - 1 \\ M(S) \leftarrow XL \\ S \leftarrow S - 1 \end{array}$ $\begin{array}{l} x = 1 \\ M(S) \leftarrow XL \\ S \leftarrow S - 1 \end{array}$	16/8			#			#	UP		#		# IC	1 #			π	op		+ 0	P 1	1 #			# (1 #
PHY	$\begin{array}{l} x=0\\ M(S)\leftarrow YH\\ S\leftarrow S-1\\ M(S)\leftarrow YL\\ S\leftarrow S-1\\ x=1\\ M(S)\leftarrow YL\\ S\leftarrow S-1 \end{array}$	16/8																									
PLA	$\begin{array}{l} m = 0 \\ S \leftarrow S + 1 \\ A \sqcup \leftarrow M(S) \\ S \leftarrow S + 1 \\ A \amalg \leftarrow M(S) \end{array}$ $\begin{array}{l} m = 1 \\ S \leftarrow S + 1 \\ A \sqcup \leftarrow M(S) \end{array}$	16/8																									
PLB	$\begin{array}{l} m = 0 \\ S \leftarrow S + 1 \\ B \sqcup \leftarrow M(S) \\ S \leftarrow S + 1 \\ B H \leftarrow M(S) \\ m = 1 \\ S \leftarrow S + 1 \\ B \sqcup \leftarrow M(S) \end{array}$	16/8																									
PLD	$S \leftarrow S + 1$ $DPR0L \leftarrow M(S)$ $S \leftarrow S + 1$ $DPR0H \leftarrow M(S)$	16																									
PLD n (Notes 11 and 12)	$\begin{array}{l} S {\leftarrow} S + 1 \\ DPRnL {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ DPRn { H {\leftarrow} M(S)} (n = 0 \ to \ 3) \\ \end{array}$ When multiple DPRs are specified, the above operations are repeated.	16																									
PLP (Note 22)	$S \leftarrow S + 1$ $PS \sqcup \leftarrow M(S)$ $S \leftarrow S + 1$ $PS H \leftarrow M(S)$	16																								T	T
PLT	$S \leftarrow S + 1$ $DT \leftarrow M(S)$	8		Ť																						Ť	t

																					A	dd	Ire	ess	sir	ng	N	10	de	es																								F	Pro	DCe	es	so	r S	Sta	itu	IS	re	gis	ste	er
ABS	A	BS	s, >	(A	BS	S, `	Y	A	۱B	L	A	٩B	L,	Х	()	AE	3S)	L()	AB	S)	(A	B	S, I	X)	1	ST	ĸ		F	RE	L	D	IR	l, b,	R	AE	S,	b, F	R	S	SR		(5	SR), `	Y	B	LK	(Ν	ЛA	A	1(5						
op n #	ŧo	p r	n #	0	p I	1 3	#	ор	n	#	0	p	n	#	op	n la	† ۱	; # (эр	n	#	op	o r	n	#	op	r	1	#	ор	n	#	! o	р	n	#	op	n	#	ŧ	р	n	#	op	o r	n #	# c	p	n	#	ор	n	#			۶Ĺ	1	N	V	m	х	D			z	С
		+				+	┥					+				t	+	1					t	+	-	-	5 4	+	_		\vdash							\vdash	t	t						\dagger	$^{+}$	+	+			\vdash		-	-		-		-	_	-	+		_		
																																																												•	•					
																										E5	i 4		1																									•	•		•	•	•	•	•	•	•		•	•
																										95	5 4	ļ.,	1																									•	•	•	•	N	•	•	•	•	•	•	z	•
																										81 95	5		2																									•			•	N	•	•	•	•		•	Z	•
																										93	5	;	1																									•	•		•	•	•	•	•	•	•		•	•
																										?0																												•		•	•	•	•	•	•	•	•	•	•	•
																										?0	7 8 1 + 3	i																																						
																										B5	5 5		1																											alu acl		re	sto	ore	d	tro	om	1		
																										31 50		6	2																									•	•	•	•	N	•	•	•	•	•	•	z	•

		Operation						_				_	Ad		-	<u> </u>	_	_				_	_		
Symbol	Function	Operation length (Bit)	IN op	/IP	#	IM n r		07	A	0	IR n #														IR), '
PLX	$ \begin{array}{l} x = 0 \\ S \leftarrow S + 1 \\ X \sqcup \leftarrow M(S) \\ S \leftarrow S + 1 \\ X \amalg \leftarrow M(S) \\ x = 1 \\ S \leftarrow S + 1 \\ X \sqcup \leftarrow M(S) \end{array} $	16/8	op		# 0		1 #				11 #	+ 0		<i>π</i>		#	<u>op</u>	 #	ομ	# C		op	 # (op	11 7
PLY		16/8																							
PSH (Note 17)	$\begin{array}{l} M(S \text{ to } S-i+1) \leftarrow A, B, X\\ S \leftarrow S-i\\ i: \text{ Number of bytes corresponding}\\ \text{ to register pushed on stack} \end{array}$	16/8																							
PUL (Notes 18 and 22)	A, B, X←M(S + 1 to S + i) S←S + i i: Number of bytes corresponding to register restored from stack	16/8																							
RLA (Note 3)	Rotate to the left by n bits m = 0 (n = 0 to 65535) A $(-b_{15}b_{0})$ m = 1 (n = 0 to 255) A $(-b_{7}b_{0})$	16/8				31 5)7 + n	F																		
RMPA (Note 19)	$\label{eq:metric} \begin{array}{l} m=0\\ Repeat\\ (B,A)\leftarrow(B,A)+M(DT:X)X\\ M(DT:Y) \mbox{ (Signed)}\\ X\leftarrow X+2\\ Y\leftarrow Y+2\\ i\leftarrow i-1\\ Until \ i=0\\ m=1\\ Repeat\\ (B_L,A_L)\leftarrow(B_L,A_L)+M(DT,X)\\ M(DT,Y) \mbox{ (Signed)}\\ X\leftarrow X+1\\ Y\leftarrow Y+1\\ i\leftarrow i-1\\ Until \ i=0\\ i: \mbox{ Numder of repetitions} \mbox{ (0 to 255)} \end{array}$	16/8																							

																							A	d	dre	es	ssi	'n	g I	Mo	20	les	s																								F	Pro	oc	es	so	r S	Sta	atu	IS	re	gi	st	er
ABS	3	A	BS	i,)	K /	۱B	S,	Y		A	BL		A	Bl	_, 1	Х	(/	٩B	S))	L(/	٩B	S)(/	٩B	S,	, Χ)	S	T٨	<		R	ΕL		DI	IR,	b,	R	AB	S, ł), F	2	S	R		(S	R), `	Y	В	Lk		Ν	MA	A	1	0	9	8	7	6	5	4	3	3	2	1	0
op n	#	op	n	1 #	# (р	n	#	0	р	n	#	o	p I	n	#	ор	n	#	‡ (эр	n	#	! o	р	n	#	0	р	n	#	0	р	n	#	op	DI	n i	#	ор	n	#	0	р	n	#	op	n	#	‡ c	р	n	#	ор	r	ı #		IF	۶Ľ		Ν	٧	m	x	C		I	Ζ	C
																												D	5	4	1																										•		•	•	N	•	•	•	•	•	•	Z	•
																												F	5	4	1																										•		•	•	N	•	•	•	•	•	•	Z	•
																													8 1 2i1	+																											•	•	•	•	•	•	•	•	•	•	•	•	•
																												6		13 + } iı																											i t	s ı he	res e v	stc al	the ore ue nc	d, . Ir	th n t	is he	be e o	eco	or	me r	es
																																																									•		•	•	•	•	•	•	•		•	•	
																																																						31 5A 14	+ 4 ir	nm.	•				N			•			•		

														A	dc	Ire	SS	inç	jΝ	Лo	de	s												_	-
Symbol	Function	Operation	IN			IMN			А			DIF						IR,			DI	R)	(DIF	R, X	(DI	R),	Y	L(I	DIR	2) L	_(DI	R), `	Y
		length (Bit)	op 1	n #	op	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	ŧ 0	p r	n #	ŧ 0	р	n	# 0	эр	n	# (р	n ‡	ŧ
ROL (Note 1)	Rotate to the left by 1 bit m = 0 Acc or M16 (b15b0) (C) (C) (m) m = 1 Acc. or M8 (b7b0) (C) (C) (C) (C) (C) (C) (C) (C) (C) (C	16/8						13 81 13	1 2		21 1A		3	21 1B		3																			
ROL #n (Note 4)	Rotate to the left by n bits (n = 0 to 15) m = 0 A $b_{15}b_{0} \leftarrow C$ m = 1 A_{L} $b_{7}b_{0} \leftarrow C$	16/8						60	im'n																										
ROLD #n (Note 4)	Rotate to the left by n bits (n = 0 to 31) $\underbrace{E}_{b31\dots b0} \leftarrow C \leftarrow$	32						60	imņ																										
ROR (Note 1)	Rotate to the right by 1 bit $m = 0$ $Acc \text{ or } M16$ $C \rightarrow b15b0$ $m = 1$ $Acc \text{ or } M8$ $C \rightarrow b7b0$	16/8						53 81 53		1	21 3A	7	3	21 3B	8	3																			
ROR #n (Note 4)	Rotate to the right by n bits (n = 0 to 15) m = 0 $\overrightarrow{C} \rightarrow \overrightarrow{D15} \dots \overrightarrow{D0} \rightarrow$ m = 1 $\overrightarrow{A_{L}} \rightarrow \overrightarrow{D7} \dots \overrightarrow{D0} \rightarrow$	16/8						20	im'n																										
RORD #n (Note 4)	Rotate to the right by n bits (n = 0 to 31) $\underbrace{E}_{b31}b0} \rightarrow \underbrace{C}_{-}$	32						20	imņ																										

Γ																									A	١d	dre	es	si	ng	j N	Лс	de	es																								Pr	ос	es	sc	or	Sta	atu	IS	re	gis	ste	er
	AB	S	A	٨B	S,	Х	A	B	S,	Y		AI	BL	-	A	B	L,	Х	()	AE	3S)	L(AE	3S)(AB	S,	X)	S	ΓK	Ĺ	F	RE	L	D	IR	, b,	R	AB	S, t), F	2	S	R	((SI	R),	Y	E	3Lł	K	I	MA	٩A	1	0	9	8	7	6	5	4	3	2	2	1	0
op	n	#	0	р	n	#	0	р	n	#	0	р	n	#	0	р	n	#	op	r	1	#	ор	n	#	ŧ	р	n	#	0	p	n	#	ор	n	#	0	р	n	#	ор	n	#	0	рı	n i	# 0	ор	n	#	ор	n	#	op	o r	n ‡	ŧ	1	PL		Ν	V	m	x	D)	2	z	С
21 1E	7	4	2	:1 F	8	4																																																				•	•	•	N	•	•	•		•	• :	Z	С
																																																										•	•	•	N	•	•	•		• •	• :	Z	С
																																																															•						
21 3E	7	4	23	F	8	4																																																				•	•	•	N	•	•	•			• :	Z	С
																																																										•	•	•	N	•	•	•	•		• :	Z	c
																																																										•	•	•	N	•	•	•	•	•	• 2	z	0

		Operation														res	-	_									_				_	_
Symbol	Function	length (Bit)		MF n			MN n		A	#		DIR n		DII ac						DIF n								_(D p n				
RTI	$\begin{array}{l} S \leftarrow S + 1 \\ PSL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PSH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PG \leftarrow M(S) \\ S \leftarrow S + 1 \\ PG \leftarrow M(S) \end{array}$	-	F1	-	-	-																- F			• •							
RTL	$\begin{array}{l} S \leftarrow S + 1 \\ PCL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PG \leftarrow M(S) \end{array}$	_	94	10	1																											
RTLD n (Notes 11 and 12)	$\begin{array}{l} S {\leftarrow} S + 1 \\ DPRnL {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ DPRnH {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ PCL {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ PCH {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ PG {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ PG {\leftarrow} M(S). (n = 0 \text{ to } 3. \text{ Multiple DPRs} \\ \text{can be specified.}) \end{array}$	16																														
RTS	$\begin{array}{l} S \leftarrow S + 1 \\ PC_{L} \leftarrow M(S) \\ S \leftarrow S + 1 \\ PC_{H} \leftarrow M(S) \end{array}$	-	84	7	1																											
RTSD n (Notes 11 and 12)	$\begin{array}{l} S \leftarrow S + 1 \\ DPRnL \leftarrow M(S) \\ S \leftarrow S + 1 \\ DPRnH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S), (n = 0 \text{ to } 3. \text{ Multiple DPRs} \\ \text{can be specified.}) \end{array}$	16																														
SBC (Notes 1 and	$Acc{\leftarrow}Acc-M-\overline{\overline{C}}$	16/8				31 A7	3	3			21 4A	5	3	21 AB	6	3			21 A0	7	3	21 A1	8		21 A8	8	3 2 A	19 2		21 A9		3
2)						-	3	3		ļ		7	3 /	A1 AB	8	3				9			10			10 ;		1 1' 2				3
SBCB (Note 1)	$Accl \leftarrow Accl - IMM8 - \overline{C}$	8				31 1B	3												-						-							
SBCD	E←E – M32 – C	32					4	6			21 3A	7	3 : E	21 3B	8	3		6	21 30	9	3	21 B1	10	3	21 1 B8	10 3	3 2' Bi	1 11	3	21 B9	12	3
SEC	C←1	_	04	1	1																											
SEI	l←1	_	05	4	1																											

																																	de																										ro	се	SS	or	S	tat	us	re	gi	ste	ər
AE op r	SS	1	AB	3S	,) #	<	٩E	S	, ۱ +	' -	A	B	SL J	#	A	BL	.,]	X #	()	AE	S)	L(AE	3S)(/	٩B	S,	X) #)	ST	۲K	#	F	RE	L #	D	IR,	b,	R #	AB	S, I	b, F	2	S N	R	#	(S	SR)), \ \ \	Y t o	Bl	LK	#	N	۸A	A #	10								3 D			
		+ (υp		#		γ		ħ		γ			#	Ψ	1		#	op			7	op		#		P	-	#	4		' 	#	op		#				#	υμ		#		γμ		#	υμ	,	1 #		νP 	"	#	υρ		#	_						_	_	om	_	2	<u> </u>
																																																											ta										
																																																										•	•	•	•	•	,	•	•	•	•	•	•
																														77 ?(7 1:	5	2																									•	•	•	•	•	, ,	•	•	•	•	•	•
																														7	7 1:	2	2																																				
																														?(7 12 C + 3	- ⊦ }i																																					
																																																										•	•	•	•	•		•	•	•	•	•	•
																														?8 77	7 1 [.] 3 +	1																										•	•	•	•	•	, ,	•	•	•	•	•	•
21 5 AE	5	4 2	21	6	4	1 2	21	6	4	1 2	21	6		5	21	7		5													3	3 i												2	21	6	3	21	9) 3	3							•	•	•	· N	IV	,	•	•	•	•	z	с
AE A1 7 AE		4 / /	AF A1 AF	8	4	4 4 4	46 41 46	8	4		10 11 10	8	Ę	5	AD A1 AD	9		5																											\3 \1 \3																								
								_							_				_																																							•	•	•		1	/	•	•	•	•	Z	С
21 7 BE	7	4 2 E	21 3F	8	4	1 2 E	21 36	8	4	2 B	1 C	8	ł	5	21 BC	9		5																										2 E	21 33	8	3	21 B4	11	1 3	3							•	•	•	N		' '	•	•	•	•	z	С
																																																										•	•	•	•	•		•	•	•	•	•	1
																																																										•	•	•	•	•		•	•	•	1	•	•

		Operation				-					-			_	Ad		_	-	_			_			 					Т	_	
Symbol	Function	length (Bit)		MF n			MN n			A n i	# 0	DI I qi			DIR p n						DIF n) L([! op		
SEM	m←1	-	25	-	-				.1		-									-1					.,					.,		
SEP	PS _L (bit n)←1 (n = 0, 1, 3 to 7. Multiple bits can be specified.)	_				99	3	2																								
STA (Note 1)	M←Acc	16/8									L	A 4			B 5					D0		-	D1				0)2		3 D9		
											8 D	1 5 A		D	_					91 D0		-	D1		D8			91 9 02	9 3	8 81 D9		13
STAB (Note 1)	M8←Acc∟	8									L	A 4			B 5					11 C0 91		3	21				0	22		3 C9		
STAD	M32←E	32									С	A		С	B B 7				_	C0		3	C1		C8		2 1	2		C9 E9	9	
STP	Oscillation stopped	-	31 30	-	2																											
STX	M←X	16/8									E	2 4	1 2	2			41 F5		3													
STY	М←Ү	16/8									F	2 4	2	4 FI	1 6 B	3																
SUB (Notes 1 and 2)	Acc←Acc – M	16/8					1							\downarrow	B 4					30		3 2	31		11 38 91		3	32		3 11 39 3 91	9	
SUBB (Note 1)	Acc∟←Acc∟− IMM8	8				36 39 81	1	2			3			31	B					30	Ū		31		38			32		39		
SUBD	E←E – M32	32			-	39 3D	3	5			A	A 6	6 2	2 AI	B 7	2				11 A0	9		11 41	10	11 1 A8	10		11 2	1 3	11 A9		3
SUBM (Note 3)	M←M – IMM	16/8									5 1:		7 4	ŀ																		
SUBMB	M8←M8 – IMM8	8									5	17	7 4	ļ																+	+	+
SUBMD	M32←M32 – IMM32	32										11 3	0 7	,															+	+		

																						ss		-			es																						oce								
	BS		AE																			S, X									R, b,						R				Y		LK			AA	. 1		9 8								
ор	n	Ŧ	ор	n	#	ор	n	#	0	p	n i	Ħ	ор	n	Ħ	ор	n	#	of	o n	- 0	1 #	ŦC	p	n	#	ор	n	Ħ	ор	n	Ħ	ор	n	Ħ	ор	n	Ħ	ор	n	Ħ	ор	n	# (ор	ni	•	Т	۲ •		•		•		•	2 •	•
																																															•		•	h		on	nes	d fla s "1).			
DE	4	3	DF	5	3	11 D6	6	4	D	c :	5 4	4	DD	6	4																					11 D3	6		11 D4	9	3						•		•	•	•	•	•	•	•	•	•
81 DE			DF			D6			D	d		1	DD																							91 D3	6		91 D4	9	3																
CE						C6																														11 C3			C4								•	•	•	•	•	•	•	•	•	•	•
81 CE			CF			C6			C	C		(CD																							91 C3	6	3	91 C4	9	3																
EE	6	3	EF	7		11 E6		4	E		7	4	ED	8	4																					11 E3	8		11 E4	11	3						•	•	•	•	•	•	•	•	•	•	•
																																															•		•	•	•	•	•	•	•	•	•
E7	4	3																																													•	•	•	•	•	•	•	•	•	•	•
F7	4	3																																													•		•	•	•	•	•	•	•	•	•
3E	3	3	3F	4	3	11 36	5	4	11 30		5 !		11 3D	6	5																					11 33	5		11 34	8	3						•	•	•		I V	•	•	•	•	Z	С
81 3E	4	4	81 3F	5	4	91 36	5	4	91 30	1 { C	5		91 3D	6	5																					91 33	5		91 34	8	3																
																																															•	•	• •		V	•	•	•	•	Z	C
AE	6	3	AF	7		11 A6		4	1' A(18	B		11 AD		5																					11 A3	8		11 ⁻ A4	11	3						•		•	N	IV	•	•	•	•	Z	C
51 17	7	5																																													•		•	N	V	•	•	•	•	Z	C
51 16	7	5																					+																								ŀ		•		IV	•	•	•	•	Z	C
51 1 97	0	8											_																																		•	•	•	N	IV	•	•	•	•	Z	C

		Operation			_	-			-						dre							Т										
Symbol	Function	length (Bit)		MF n			MN n		op	A		DIF n		ol R	, X #	D	DIR n	, Y #	0	(DI oln	R)	([# 0	DIF olr	t, X h #) (E	DIR D n), Y #	L(DIF	₹) L # (L(DI op	R),
SUBS	S←S – IMM8	16				31 0B	2	_	-		-														-			-		-		
SUBX (Note 4)	$X \leftarrow X - IMM (IMM = 0 \text{ to } 31)$	16/8				01 40 + im		2																						+	+	
SUBY (Note 4)	Y←Y – IMM (IMM = 0 to 31)	16/8				01 60 + im		2																								
TAD n (Note 20)	DPRn \leftarrow A (n = 0 to 3)	16	31 n2		2																											
TAS	S←A	16	31 82	2	2																											
ТАХ	X←A	16/8	C4	1	1																											
ТАҮ	Y←A	16/8	D4	1	1																											
TBD n (Note 20)	DPRn←B (n = 0 to 3)	16	B1 n2		2																											
TBS	S←B	16	B1 82		2																											
ТВХ	X←B	16/8	81 C4	2	2																											
ТВҮ	Y←B	16/8	81 D4	2	2																											
TDA n (Note 20)	A←DPRn (n = 0 to 3)	16/8	31 40 + n2		2																											
TDB n (Note 20)	B←DPRn (n = 0 to 3)	16/8	B1 40 + n2		2																											
TDS	S←DPR0	16	31 73	2	2																											

																							A	١d	ldr	re	ss	in	g	M	oc	les	3																						T	Pr	ос	es	so	r S	Sta	tus	s re	egi	ste	ər
ABS op n	3	AB	BS,	Х	AI	BS	S, '	Y	,	٩E	3L		A	BL	.,)	X	()	AB	S)	L(AE	3S	5)((AE	BS	s, >	()	S	STI	۲		R	EL		DIF	R, b	, R	AE	BS,	b, I	R	S	SR		(S	R)	, Y	1	BL	K		М	AA	. 1	10	9	8	7	6	5	4	3	2	1	0
op n	#	ор	n	#	op	r	n	#	op	n (n	#	op	r	1	#	ор	n	1	ŧ	ор	n	1 #	# (ор	n	1 #	# (ор	n	#	0	p	n	#	ор	n	#	op	o r	۱ <i>‡</i>	# (р	n	#	ор	n	#	o	p r	n #	‡ 0	р	n	#	Ι	PL		Ν	۷	m	x	D	L	Ζ	С
																																																								•	•	•	N	V	•	•	•	•	Z	С
																																																								•	•	•	N	V	•	•	•	•	Z	С
																																																								•	•	•	N	v	•	•	•	•	Z	с
																																																								•	•	•	•	•	•	•	•	•	•	•
																																																								•	•	•	•	•	•	•	•	•	•	•
																																																								•	•	•	N	•	•	•	•	•	Z	•
																																																								•	•	•	N	•	•	•	•	•	Z	•
																																																								•	•	•	•	•	•	•	•	•	•	•
																																																								•	•	•	•	•	•	•	•	•	•	•
																																																								•	•	•	N	•	•	•	•	•	Z	•
																																																								•	•	•	N	•	•	•	•	•	Z	•
																																																								•	•	•	N	•	•	•	•	•	Z	•
																																																							T	•	•	•	N	•	•	•	•	•	Z	•
																												Ì																												•	•	•	•	•	•	•	•	•	•	•

_ ·	_	Operation		_		1		_				_						ng											_		_	_
Symbol	Function	length (Bit)		MF n			MN n		op	A		DI n	0	DIR p r	, X	(# 0	DIF	R, Y n #	0	(D p	IR) n i) (# a	DIF	R, X n #	() (t o	DIR p n	t), Y n #	L(DIF	R) L # C	.(DI 	R), n
TSA	A←S	16/8	31 92	2	_	-																						-1				
TSB	B←S	16/8	B1 92		2																										+	
TSD	DPR0←S	16	31 70		2																										+	
TSX	X←S	16/8	31 F2	2	2																											
ТХА	A←X	16/8	A4	1	1																											
ТХВ	B←X	16/8	81 A4		2																											
TXS	S←X	16/8	31 E2	2	2																										-	
ТХҮ	Y←X	16/8	31 C2	2	2																											-
TYA	A←Y	16/8	B4	1	1																											-
ТҮВ	B←Y	16/8	81 B4	2	2																											-
ТҮХ	X-Y	16/8	31 D2	2	2								t																		+	
WIT	CPU clock stopped	_	31 10	-	2																			+							+	
ХАВ	A⇔B	16/8	55	2	1																			+							+	

																							4	٩d	ldr	e	ss	in	a	М	00	de	s																							Т	Pr	00	es	sso	or :	Sta	atı	JS	ree	ais	ste
ABS	S	Δ	BS	3 3	x l	٨R	s	Y		AF	RI			R	1	x	1	A	R.S	3)	1	A		_				_	-			_		FI		וח	R	b, F		RS	h h	R		SI	R	(SF	२)	Y		BLI	<		M	٩A	1	0	9	8	7	6	5	4	3		2	1
op n	_ #	01	p r	י, י ו ל	; ľ	lac	nl	#	0	b	n	#	0	 bl	_, n	#	0	pl	n	#	or	r	1	#	,, ,, 00	n	1 #	;/ # 10	op	n	 #		, i	n	#	on) r	, i 1 #	6		n	, #	on	n n) #	# c	lac	n	#	lor	n	.#	or		ייי 1 #	ŧľ		PI	-	N	v	m	ļ,) 1		7
o p		-		+	-	70							ľ	٢							10	-	+	-	٩Þ		-	-	-		-	+	۳ 			٩Þ			+	7			νp	-	+	-	70			101	<u> </u>		10	1.	-	+	Ť		•		V		ŕ	+		-	-
																																																									•	•	•	N	•	•	•	•	• •		<u>z</u>
																																																								•	•	•	•	N	•	•	•	•	•	• 2	z
																																																								•	•	•	•	•	•	•	•	•	• •	•	•
																																																								•	•	•	•	N	•	•	•	•	• •	• 2	Z
																																																								•	•	•	•	N	•	•	•	•	• •		Z
																																																									•	•	•	N	•	•	•		•	• 2	z
																																																								•	•	•	•	•	•	•	•	•	•	•	•
																																																								•	•	•	•	N	•	•	•	•	•	• 2	Z
																																																								•	•	•	•	N	•	•	•	•	•	• 2	Z
																																																								•	•	•	•	N	•	•	•	•	• •	• 2	Z
																																																								•	•	•	•	N	•	•	•	•	•	• 2	Z
																																T																								•	•	•	•	•	•	•	•	•	• •	•	•
																																																									•	•	•	N	•	•	•		•	• 2	z

Appendix 6. Machine instructions

Notes for machine instructions table

The table lists the minimum number of instruction cycles for each instruction. The number of cycle is changed by the following condition.

- The value of the low-order bytes of DPR (DPRnL)
 The number of cycle of the addressing mode related with DPRn (n = 0 to 3) is applied when DPRn = 0.
 When DPRn ≠ 0, add 1 to the number of cycles.
- The number of bytes of instruction which fetched into the instruction queue buffer
- The address at read and write of memory (either even or odd)
- When the external area accessed in BYTE = Vcc level (at external data bus width 8 bits)
- The number of wait
- Note 1. The op code at the upper row is used for accumulator A, and the op code at the lower row is used for accumulator B.
- Note 2. When handing 16-bit data with flag m = 0 in the immediate addressing mode, add 1 to the number of bytes.
- Note 3. When handing 16-bit data with flag m = 0, add 1 to the number of bytes.
- Note 4. Imm is the immediate value specified with an operand (imm = 0-31).
- Note 5. The op code at the upper row is used for branching in the range of -128 to +127, and the op code at the lower row is used for branching in the range of -32768 to +32767.
- Note 6. The BRK instruction is a instruction for debugger; it cannot be used.
- Note 7. Any value from 0 through 15 is placed in an "n."
- Note 8. When handling 16-bit data with flag x = 0 in the immediate addressing mode, add 1 to the number of bytes.
- Note 9. The number of cycles is the case of the 16-bit ÷ 8-bit operation. In the case of the 32-bit ÷ 16-bit operation, add 8 to the number of cycles.
- Note 10. When a zero division interrupt occurs, the number of cycles is 16 cycles. It is regardless of the data length.
- Note 11. When placing a value in any of DPRs, the op code at the upper row is applied. When placing values to multiple DPRs, the op code at the lower row is applied. The letter "i" represents the number of DPRn specified: 1 to 4.
- Note 12. A "?" indicates to the value of 4 bits which the bit corressing to the specified DPRn becomes "1."
- Note 13. When the source is in the immediate addressing mode and flag m = 0, add n (n = 0 to 15) to the number of bytes.
- Note 14. The number of cycles of the case of the 8-bit X 8-bit operation. In the case of the 16-bit X 16-bit operation, add 4 to the number of cycles.

- Note 15. The number of cycles is the case where the number of bytes to be transferred (i) is even. When the number of bytes to be transferred (i) is odd, the number is calculated as; $5 \times i + 10$
- Note 16. The number of cycles is the case where the number of bytes to be transferred (i) is even. When the number of bytes to be transferred (i) is odd, the number is calculated as; $5 \times i + 14$ Note that it is 10 cycles in the case of 1-byte thanster.
- Note 17. i1 is the number of registers to be stored among A, B, X, Y, DPR0, and PS. i2 is the number of registers to be stored between DT and PG.
- Note 18. Letter "i1" indicates the number of registers to be restored.
- Note 19. The number of cycles is applied when flag m = "1." When flag m="0," the number is calculated as;

18 X imm + 5

Note 20. Any value from 0 through 3 is placed in an "n" in op code."

Appendix 7. Countermeasure against noise

Appendix 7. Countermeasure against noise

General countermeasure examples against noise are described below. Although the effect of these countermeasure depends on each system.

The user shall modify them according to the actual application and test them.

1. Short wiring length


The wiring on a printed circuit board may function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less possibility of noise insertion into the microcomputer.


(1) Wiring for RESET pin

Make the length of wiring connected to the RESET pin as short as possible.

In particular, connect a capacitor between the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm).

Reason: If noise is input to the **RESET** pin, the microcomputer restarts operation before the internal state of the microcomputer is completely initialized. This may cause a program runaway.





(2) Wiring for clock input/output pins

- Make the length of wiring connected to the clock input/output pins as short as possible.
- Make the length of wiring between the grounding lead of the capacitor, which is connected to the oscillator, and the Vss pin of the microcomputer, as short as possible (within 20 mm).
- Separate the Vss pattern for oscillation from all other Vss patterns. (See Figure 10.)

Reason: The microcomputer's operation synchronizes with a clock generated by the oscillation circuit.

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or a program runaway.

Also, if the noise causes a potential difference between the Vss level of the microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 3 Wiring for clock input/output pins

(3) Wiring for MD0 and MD1 pins

Connect MD0 and MD1 pins to the Vss pin (or Vcc pin) with the shortest possible wiring.

Reason: The processor mode of the microcomputer is influenced by a potential at the MD0 and MD1 pins when the MD0 and MD1 pins and the Vss pin (or Vcc pin) are connected. If the noise causes a potential difference between the MD0 and

MD1 pins and the Vss pin (or Vcc pin), the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 4 Wiring for MD0 and MD1 pins

2. Connection of bypass capacitor between Vss and Vcc lines

- Connect an approximate 0.1 μF bypass capacitor as follows:
- Connect a bypass capacitor between the Vss and Vcc pins, at equal lengths.
- The wiring connecting the bypass capacitor between the Vss and Vcc pins should be as short as possible.
- Use thicker wiring for the Vss and Vcc lines than that for the other signal lines.




Fig. 5 Bypass capacitor between Vss and Vcc lines

Appendix 7. Countermeasure against noise

3. Wiring for analog input pins, analog power source pins, etc.

(1) Processing for analog input pins

- Connect a resistor to the analog signal line, which is connected to an analog input pin, in series. Additionally, connect the resistor to the microcomputer as close as possible.
- Connect a capacitor between the analog input pin and the AVss pin, as close to the AVss pin as possible.
- **Reason:** A signal which is input to the analog input pin is usually an output signal from a sensor. The sensor, which detects changes in status, is installed far from the microcomputer's printed circuit board. Therefore, this long wiring between them becomes an antenna which picks up noise and feeds it into the microcomputer's analog input pin.

If a capacitor between an analog input pin and the AVss pin is grounded far away from the AVss pin, noise on the GND line may enter the microcomputer through the capacitor.




Fig. 6 Countermeasure example against noise for analog input pin using thermistor

Appendix 7. Countermeasure against noise

(2) Processing for analog power source pins, etc.

- Use independent power sources for the Vcc, AVcc and VREF pins.
- Insert capacitors between the AVcc and AVss pins, and between the V_{REF} and AVss pins.

Reasons: Prevents the A-D converter and D-A converter from noise on the Vcc line.




Fig. 7 Processing for analog power source pins, etc.

Appendix 7. Countermeasure against noise

4. Oscillator protection

The oscillator, which generates the basic clock for the microcomputer operations, must be protected from the affect of other signals.

(1) Distance oscillator from signal lines with large current flows

Install the microcomputer, especially the oscillator, as far as possible from signal lines which handle currents larger than the microcomputer current value tolerance.

Reason: The microcomputer is used in systems which contain signal lines for controlling motors, LEDs, thermal heads, etc. Noise occurs due to mutual inductance when a large current flows through the signal lines.




Fig. 8 Wiring for signal lines where large current flows


(2) Distance oscillator from signal lines with frequent potential level changes


- Install an oscillator and its wiring pattern away from signal lines where potential levels change frequently.
- Do not cross these signal lines over the clock-related or noise-sensitive signal lines.
- **Reason:** Signal lines with frequently changing potential levels may affect other signal lines at a rising or falling edge. In particular, if the lines cross over a clock-related signal line, clock waveforms may be deformed, which causes a microcomputer malfunction or a program runaway.


(3) Oscillator protection using Vss pattern

under the oscillator mount position.

separating it from other Vss patterns.







7906 Group User's Manual Rev.2.0

5. Setup for I/O ports

Setup I/O ports by hardware and software as follows:

<Hardware protection>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software protection>

- Read the data of an input port several times to confirm that input levels are equal.
- Since the output data may reverse because of noise, rewrite data to the output port's Pi register periodically.
- Rewrite data to port Pi direction registers periodically.




Fig. 11 Setup for I/O ports

6. Reinforcement of the power source line

- For the Vss and Vcc lines, use thicker wiring than that of other signal lines.
- When using a multilayer printed circuit board, the Vss and Vcc patterns must each be one of the middle layers.
- The following is necessary for double-sided printed circuit boards:
 - •On one side, the microcomputer is installed at the center, and the Vss line is looped or meshed around it. The vacant area is filled with the Vss line.

•On the opposite side, the Vcc line is wired the same as the Vss line.

Appendix 8. 7906 Group Q & A

Appendix 8. 7906 Group Q & A

Information which may be helpful in fully utilizing the 7906 Group is provided in Q & A format.

In Q & A, as a rule, one question and its answer are summarized within one page. The upper box on each page is a question, and a box below the question is its answer. (If a question or an answer extends to two or more pages, there is a page number at the lower right corner.)


At the upper right corner of each page, the main function related to the contents of description in that page is listed.

Appendix 8. 7906 Group Q & A

Interrupts

Q

If an interrupt request (b) occurs while an interrupt routine (a) is executed, is it true that the main routine is not executed at all after the execution of the interrupt routine (a) is completed until the execution of the INTACK sequence for the next interrupt (b) starts?




Conditions:

- Flag I is cleared to "0" by executing the **RTI** instruction.
- The interrupt priority level of interrupt (b) is higher than IPL of the main routine.
- The interrupt priority detection time = 2 cycles of f_{sys} .

Α

An interrupt request is sampled by a sampling pulse generated synchronously with the CPU's op-code fetch cycle.

If the next interrupt request (b) occurs before sampling pulse ① for the **RTI** instruction is generated, the microcomputer executes the INTACK sequence for (b) without executing the main routine. (No instruction of the main routine is executed.) It is because that sampling is completed while executing the **RTI** instruction.



Appendix 8. 7906 Group Q & A

Q

Α

Suppose that there is a routine which should not accept a certain interrupt request. (This routine can accept any of the other interrupt request.) Although the interrupt priority level select bits for a certain interrupt are set to "0002" (in other words, although this interrupt is set to be disabled), this interrupt request is actually accepted immediately after the change of the priority level. Why did this occur, and what should I do about it?

Interrupts

Interrupt request is accepted in this		3 XXXIC, #001	i; Writes "0002" to the interrupt priority level select bits. ; Clears the interrupt request bit to "0."
interval	LDA	A,DATA	; Instruction at the beginning of the routine which should not accept a certain interrupt request.
		:	;

As for the change of the interrupt priority level, if the following are met, the microcomputer may pretend to accept an interrupt request immediately after this interrupt is set to be disabled:

•The next instruction (in the above example, it is the LDA instruction) is already stored into a instruction queue buffer of the BIU.

•Requirements for accepting the interrupt request which should not be accepted are satisfied immediately before the next instruction in the instruction queue buffer is executed.

When writing to a memory or an I/O, the CPU passes an address and data to the BIU. Then, the CPU executes the next instruction in the instruction queue buffer while the BIU is writing data into the actual address. Detection of the interrupt priority level is performed at the beginning of each instruction.

In the above case, the CPU <u>executes the next instruction before the BIU completes the change</u> of the interrupt priority level. Therefore, in the detection of the interrupt priority level performed synchronously with the execution of the next instruction, <u>actually</u>, the interrupt priority level before the change is used to detection, and its interrupt request is accepted.

		Int	errupt request ge	enerated	
Sequence of execution				Interrupt request accepted	
Interrupt priority detection ti	ime	\longleftrightarrow	$\longleftrightarrow \Downarrow$	$\stackrel{\forall}{\longleftrightarrow}$	
CPU operation		Previous instruction executed	MOVMB instruction executed	LDA instruction executed	
BIU operation	(Instruc	tion prefetched)	Writing to inte	errupt priority level select bits.	
				Change of interrupt priority comp	↑ level bleted
					(1/2)

Appendix 8. 7906 Group Q & A


Interrupts

Α						
request w (This is to	•	,				
After w severa	[Sample program] After writing "0002" to the interrupt priority level select bits, the instruction queue buffer is filled with several NOP instructions to make the next instruction not to be executed before this writing is completed.					
MOV	MB XXXIC, #00H	; Writes "0002" to the interrupt priority level select bits. ; Inserts ten NOP instructions.				
NOP LDA		; A ; Instruction at the beginning of the routine that should not accept a certain interrupt request				
			(2/2)			

Α

Appendix 8. 7906 Group Q & A


Interrupts



When an interrupt request is generated before the **SEI** instruction is executed, this interrupt request may be accepted immediately before the execution of the **SEI** instruction. (This acceptance occurs depending on the timing when that interrupt request occurs.) In this case, a branch to the interrupt routine is made immediately after execution of the **SEI** instruction.

Accordingly, the interrupt routine which is executed immediately after the **SEI** instruction is due to an interrupt request generated <u>before execution of the **SEI** instruction</u>. Note that, in the routine (ⓐ) which should not accept the interrupt request, the following occur. (This routine follows the **SEI** instruction.):

- No interrupt request is accepted.
- No branch to the interrupt routine is made.



Appendix 8. 7906 Group Q & A

Interrupts

Q

(1) Which timing of clock ϕ_1 is the external interrupts (input signals to the $\overline{INT_i}$ pin) detected?

(2) When external interrupt input $(\overline{INT_i})$ pins are not enough, what should I do?

Α (1) In both of the edge sense and level sense, an external interrupt request occurs when the input signal to the $\overline{INT_i}$ pin changes its level. This is independent of clock $\phi_{1,i}$ In the edge sense, also, the interrupt request bit is set to "1" at this time. (2) There are two methods: one uses external interrupt's level sense, and the other uses the timer's event counter mode. ① Method using external interrupt's level sense As for hardware, input a logical sum of multiple interrupt signals (e.g., 'a', 'b', and 'c') to the INT; pin, and input each signal to each corresponding port pin. As for software, check the port pin's input levels in the INT interrupt routine in order to detect which signal ('a', 'b', or 'c') was input. M37906 Port pin Port pin Port pin а INTi b 2 Method using timer's event counter mode As for hardware, input an interrupt signal to the TAin pin or TBin pin. As for software, set the timer's operating mode to the event counter mode. Then, set a value of "000016" into the timer register and select the valid edge. A timer's interrupt request occurs when an interrupt signal (selected valid edge) is input.

Appendix 8. 7906 Group Q & A

Watchdog timer

Q

In detection of a program runaway with usage of the watchdog timer, if the same value as that at the reset vector address is set to the watchdog timer interrupt's vector address, not performing software reset, how does it occur?

When a branch is made to the branch destination address for reset within the watchdog timer interrupt routine, how does it occur?

Α

The CPU registers and the SFR are not initialized in the above-mentioned way. Accordingly, the user must initialize all of them by software.

Note that the processor interrupt priority level (IPL) retains "7" and is not initialized. Consequently, all interrupt requests cannot be accepted.

When rewriting the IPL by software, be sure to save the 16-bit immediate value to the stack area, and then restore that 16-bit immediate value to all bits of the processor status register (PS).

When a program runaway occurs, we recommend to perform software reset in order to initialize the microcomputer.

Appendix 9. M37906M4C-XXXFP electrical characteristics

The electrical characteristics of the M37906M4C-XXXFP are described below. For the electrical characteristics, be sure to refer to the latest datasheets.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
Vcc	Power source voltage	-0.3 to 6.5	V
AVcc	Analog power source voltage	-0.3 to 6.5	V
VI	Input voltage P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTCUT, VCONT, VREF, XIN, RESET, BYTE, MD0, MD1	-0.3 to Vcc+0.3	V
Vo	Output voltage P10-P17, P20-P27, P50-P57, P60-P65, P70-P74, XOUT	-0.3 to Vcc+0.3	V
Pd	Power dissipation	300	mW
Topr	Operating ambient temperature	-20 to 85	°C
Tstg	Storage temerature	-40 to 150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			
			Тур.	Max.	Unit	
Vcc	Power source voltage	4.5	5.0	5.5	V	
AVcc	Analog power source voltage		Vcc		V	
Vss	Power source voltage		0		V	
AVss	Analog power source voltage		0		V	
Vih	High-level input voltage P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTcut, XIN, RESET, MD0, MD1	0.8 Vcc		Vcc	V	
VIL	Low-level input voltage P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTcut, XIN, RESET, MD0, MD1	0		0.2 Vcc	V	
IOH(peak)	High-level peak output current P10–P17, P20–P27, P50–P57, P60–P65, P70–P74			-10	mA	
IOH(avg)	High-level average output current P10–P17, P20–P27, P50–P57, P60–P65, P70–P74			-5	mA	
IOL(peak)	Low-level peak output current P10–P17, P20–P27, P50–P57, P70–P74			10	mA	
IOL(peak)	Low-level peak output current P60–P65			20	mA	
IOL(avg)	Low-level average output current P10–P17, P20–P27, P50–P57, P70–P74			5	mA	
IOL(avg)	Low-level average output current P60–P65			15	mA	
f(XIN)	External clock input frequency (Note 1)			20	MHz	
f(fsys)	System clock frequency			20	MHz	

Notes 1: When using the PLL frequency multiplier, be sure that $f(f_{\text{Sys}}) = 20 \text{ MHz}$ or less.

2: The average output current is the average value of an interval of 100 ms.

3: The sum of IOL(peak) must be 110 mA or less, the sum of IOH(peak) must be 80 mA or less.

Appendix 9. M37906M4C-XXXFP electrical characteristics

Limits Symbol Parameter Test conditions Unit Тур. Max. Min. Vон High-level output voltage P10-P17, P20-P27, V IOH = -10 mA3 P55-P57, P60-P65, P70-P74 Vol Low-level output voltage P10-P17, P20-P27, IOL = 10 mA2 V P55-P57, P60-P65, P70-P74 VT+-VT-TA0IN-TA2IN, TA4IN, TA9IN, V Hysteresis 0.4 1 TA0out-TA2out, TA4out, TA9out, TB0IN-TB2IN, INT3-INT7, CTS0, CTS1, CLK0, CLK1, RxD0, RxD1, RTPTRG0, P6OUTCUT VT+-VT-Hysteresis **RESET** 0.5 1.5 V VT+-VT-0.3 V Hysteresis XIN 0.1 Ιн High-level input current P10-P17, P20-P27, VI = 5.0 VμA 5 P50-P57, P60-P65, P70-P74, P6OUTcut, XIN, RESET, MD0, MD1 lı∟ Low-level input current P10-P17, P20-P27, VI = 0 VμA -5 P50-P57, P60-P65, P70-P74, P6OUTcut, XIN, RESET, MD0, MD1 VRAM RAM hold voltage When clock is inactive. V 2 Icc Power source current Output-only pins are open, 25 mΑ 50 $f(f_{sys}) = 20 \text{ MHz}.$ and the other pins are con-CPU is active. nected to Vss or Vcc. An Ta = 25 °C when 1 μA external square-waveform clock is inactive. clock is input. (Pin Xout is open.) The PLL frequency multiplier is inactive. Ta = 85 °C when 20 clock is inactive.

Appendix 9. M37906M4C-XXXFP electrical characteristics

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V \pm 0.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Durahad Duranatan		T					
Symbol	Symbol Parameter Test conditions		st conditions	Min.	Тур.	Max.	Unit
	Resolution	VREF = VCC	A-D converter			10	Bits
			Comparator			1 256 VREF	V
			10-bit resolution mode			± 3	LSB
	Absolute accuracy	VREF = VCC 8-bit resol	8-bit resolution mode			± 2	LSB
		Comparater				± 40	mV
RLADDER	Ladder resistance	VREF = VCC		5			kΩ
			10-bit resolution mode	5.9			1
t CONV	Conversion time	f(fsys) ≤ 20 MHz	8-bit resolution mode	2.45 (Note)			μs
			Comparater	0.7 (Note)			
VREF	Reference voltage		·	2.7		Vcc	V
VIA	Analog input voltage			0		VREF	V

Note: This is applied when A-D conversion frequency $(\phi AD) = f1 (\phi)$.

D-A CONVERTER CHARACTERISTICS

(VCC = 5 V, VSS = AVSS = 0 V, VREF = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Descustor	To the second difference		11.21		
	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Resolution				8	Bits
	Absolute accuracy				± 1.0	%
tsu	Set time				3	μs
Ro	Output resistance		2	3.5	4.5	kΩ
IVREF	Reference power source input current	(Note)			3.2	mA

Note: The test conditions are as follows:

• One D-A converter is used.

• The D-A register value of the unused D-A converter is "0016."

• The reference power source input current for the ladder resistance of the A-D converter is excluded.

RESET INPUT Reset input timing requirements (Vcc = 5 V ± 0.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			
			Тур.	Max.	Unit	
tw(RESETL)	RESET input low-level pulse width	10			μs	



Appendix 9. M37906M4C-XXXFP electrical characteristics

PERIPHERAL DEVICE INPUT/OUTPUT TIMING

(Vcc = 5 V±0.5 V, Vss = 0 V, Ta = –20 to 85 °C, f(fsys) = 20 MHz, unless otherwise noted)

* For limits depending on f(fsys), their calculation formulas are shown below. Also, the values at f(fsys) = 20 MHz are shown in ().

Timer A input (Count input in event counter mode)

Symbol	Parameter		Limits		
			Max.	Unit	
tc(TA)	TAjiN input cycle time	80		ns	
tw(TAH)	TAjiN input high-level pulse width	40		ns	
tw(TAL)	TAjiN input low-level pulse width	40		ns	

Timer A input (Gating input in timer mode)

Question	Descenter	Lin	11.21		
Symbol Parameter			Min.	Max.	Unit
tc(TA)	TAjın input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{f(f_{sys})}$ (800)		ns
tw(TAH)	TAjın input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns
tw(TAL)	TAjın input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns

Note : The TAjiN input cycle time requires 4 or more cycles of a count source. The TAjiN input high-level pulse width and the TAjiN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.

Timer A input (External trigger input in one-shot pulse mode)

Question	Parameter		Lin	11.24	
Symbol			Min.	Max.	Unit
tc(TA)	TAjıN input cycle time	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(f_{sys})}$ (400)		ns
tw(TAH)	TAjıN input high-level pulse width		80		ns
tw(TAL)	TAjın input low-level pulse width		80		ns

Timer A input (External trigger input in pulse width modulation mode)

Currente est	Parameter		Limits		
Symbol			Max.	Unit	
tw(TAH)	TAjıN input high-level pulse width	80		ns	
tw(TAL)	TAjiN input low-level pulse width	80		ns	

Timer A input (Up-down input and Count input in event counter mode)


Symbol	Parameter	Lin	11.21	
		Min.	Max.	Unit
tc(UP)	TAjout input cycle time	2000		ns
tw(UPH)	TAjout input high-level pulse width	1000		ns
tw(UPL)	TAjout input low-level pulse width	1000		ns
tsu(UP-TIN)	TAjout input setup time	400		ns
th(TIN-UP)	TAjout input hold time	400		ns

Appendix 9. M37906M4C-XXXFP electrical characteristics


Timer A input (Two-phase pulse input in event counter mode) (p = 2, 4, 9)

Symbol	Parameter	Lim	11.1	
		Min.	Max.	Unit
tc(TA)	ТАрім input cycle time	800		ns
tsu(TAjIN-TAjOUT)	TApin input setup time	200		ns
tsu(TAjout-TAjin)	TApout input setup time	200		ns


- Gating input in timer mode
- Count input in event counter mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode



• Up-down and Count input in event counter mode



• Two-phase pulse input in event counter mode



Test conditions

- Vcc = 5 V \pm 0.5 V, Ta = -20 to 85 °C
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

Appendix 9. M37906M4C-XXXFP electrical characteristics

Timer B input (Count input in event counter mode)

Symbol	Parameter	Lin		
		Min.	Max.	Unit
tc(TB)	TBilN input cycle time (one edge count)	80		ns
tw(TBH)	TBil input high-level pulse width (one edge count)	40		ns
tw(TBL)	TBil input low-level pulse width (one edge count)	40		ns
tc(TB)	TBilN input cycle time (both edge count)	160		ns
tw(TBH)	TBin input high-level pulse width (both edge count)	80		ns
tw(TBL)	TBin input low-level pulse width (both edge count)	80		ns

Timer B input (Pulse period measurement mode)

Cumhal	Parameter		Lin	11.21	
Symbol			Min.	Max.	Unit
tc(TB)	TBin input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{f(f_{sys})}$ (800)		ns
tw(TBH)	TBin input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns
tw(TBL)	TBin input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns

Note: The TBin input cycle time requires 4 or more cycles of a count source. The TBin input high-level pulse width and the TBin input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.

Timer B input (Pulse width measurement mode)

Cumbol	Parameter		Lin	1.1	
Symbol			Min.	Max.	Unit
tc(TB)	TBilN input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{f(f_{sys})}$ (800)		ns
tw(TBH)	TBin input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns
tw(TBL)	TBin input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns

Note: The TBiN input cycle time requires 4 or more cycles of a count source. The TBiN input high-level pulse width and the TBiN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.


Serial I/O

Symbol	Parameter	Lin	11.3	
		Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input high-level pulse width	100		ns
tw(CKL)	CLKi input low-level pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	20		ns
th(C-D)	RxDi input hold time	90		ns

Appendix 9. M37906M4C-XXXFP electrical characteristics

External interrupt (INTi) input

Symbol	Parameter	Limits		11.2
		Min.	Max.	Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns



Test conditions

- Vcc = 5 V \pm 0.5 V, Ta = -20 to 85 °C
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 50 pF

Appendix 9. M37906M4C-XXXFP electrical characteristics

External clock input

Timing Requirements (Vcc = 5 V \pm 0.5 V, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 20 MHz, unless otherwise noted)

Symbol	Parameter	Lir	11.21	
		Min.	Max.	Unit
tc	External clock input cycle time	50		ns
tw(half)	External clock input pulse width with half input-voltage	0.45 tc	0.55 tc	ns
tw(H)	External clock input high-level pulse width	0.5 tc - 8		ns
tw(L)	External clock input low-level pulse width	0.5 tc - 8		ns
tr	External clock input rise time		8	ns
tf	External clock input fall time		8	ns

External clock input



Test conditions

- Vcc = 5 V \pm 0.5 V, Ta = -20 to 85 °C
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V (t_{w(H)}, t_{w(L)}, t_r, t_f)
- Input timing voltage : 2.5 V (tc, tw(half))


Appendix 10. M37906M4C-XXXFP standard characteristics

Standard characteristics described below are just examples of the M37906M4C-XXXFP's characteristics and are not guaranteed. For each parameter's limits, refer to sections "Appendix 9. M37906M4C-XXXFP electrical characteristics."

1. Programmable I/O port (CMOS output) standard characteristics: P1, P2, P5, P7


(1) P-channel Іон–Vон characteristics

Power source voltage: Vcc = 5 V



(2) N-channel IoL-VoL characteristics

Power source voltage: Vcc = 5 V




Appendix 10. M37906M4C-XXXFP standard characteristics

2. Programmable I/O port (CMOS output) standard characteristics: P6


(1) P-channel Іон–Vон characteristics

Power source voltage: Vcc = 5 V




(2) N-channel IoL-VoL characteristics

Power source voltage: Vcc = 5 V



Appendix 10. M37906M4C-XXXFP standard characteristics

3. Icc-f(X_{IN}) standard characteristics



Measurement condition •Vcc = 5.0 V •Ta = 25 °C •f(X_{IN}) : square waveform input •Single-chip mode •PLL frequency multiplier is inactive. •External clock input select bit = "1"


Appendix 10. M37906M4C-XXXFP standard characteristics

4. A-D converter standard characteristics

The lower lines of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in M37906M4C-XXXFP's output code from 159 to 160 should occur at 797.5 mV, but the measured value is +2.75 mV. Accordingly, the measured point of change is 797.5 + 2.75 = 800.25 mV.

The upper lines of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 56 is 6.0 mV, so that the differential non-linear error is 6.0 - 5 = 1.0 mV (0.20 LSB).


(Measurement conditions Vcc = 5.0 V, V_{REF} = 5.12 V, $f(f_{sys})$ = 20 MHz, Ta = 25 °C, $\phi_{AD} = f(f_{sys})$ divided by 2)



Appendix 11. Memory assignment of 7906 Group

Appendix 11. Memory assignment of 7906 Group

1. M37906F8, M37906M8



2. M37906M6




Fig. 13 Memory assigment of M37906M6

Appendix 11. Memory assignment of 7906 Group

3. M37906M4




Fig. 14 Memory assigment of M37906M4

Blank Page

MITSUBISHI SEMICONDUCTORS USER'S MANUAL 7906 Group Rev.2.0

Dec. 20, 2001

Editioned by Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©2001 MITSUBISHI ELECTRIC CORPORATION

User's Manual 7906 Group

RenesasTechnologyCorp. Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan