

V53C665 64K x 16 BIT FAST PAGE MODE WRITE-PER-BIT CMOS DYNAMIC RAM

V53C665	80 ns	100 ns
Max. RAS Access Time, (t _{RAC})	80 ns	100 ns
Max. Column Address Access Time, (t _{CAA})	45 ns	55 ns
Min. Fast Page Mode Cycle Time, (t _{PC})	55 ns	65 ns
Min. Read/Write Cycle Time, (t _{RC})	135 ns	170 ns

Features

- 65,536 word by 16 bit organization
- Fast access and Cycle times
- Low power
 - 632 mW Max. Operating (80 ns)
 - 495 mW Max. Operating (100 ns)
 - · 5.5 mW Max. Standby
- Read-Modify-Write, CAS before RAS refresh,
 RAS-only refresh, Hidden refresh, Write-Per-Bit and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 256 refresh cycles/4 ms
- Available in 40 Pin Plastic SOJ and Plastic ZIP packages

Description


The V53C665 is a high speed, 65,536 word x 16 bit CMOS dynamic RAM. Fabricated with Vitelic's CMOS technology, the V53C665 offers Fast Page Mode, Write-Per-Bit for masking of the data bits during memory access, fast usable speed, and low standby current for portable applications. Fast Page Mode operation allows random access of up to 256×16 bits within a row with cycle times as short as 55 ns. These features make the V53C665 ideal for graphics and high performance, high bandwidth systems.


Device Usage Chart

Operating	Package	Outline	Access	Time (ns)	Power	Temperature
Temperature Range	к	Z	80	100	Std.	Mark
0°C to 70°C	•	•	•	•	•	Blank

V53C665 Rev. 01 June 1990








Description	Pkg.	Pin Count			
Plastic SOJ	K	40			
Plastic ZIP	Z	40			


40-Pin Plastic SOJ PIN CONFIGURATION Top View




Pin Names

Symbol	Name
A0 – A7	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write Per Bit/
	Read/Write Input
ŌĒ	Output Enable
I/O1 – I/O16	Data Input/Output
V _{DD}	Power (+ 5V)
v _{ss}	Ground
NC	No Connection

40-Pin Plastic ZIP PIN CONFIGURATION Top View



Logic Symbol





Absolute Maximum Ratings*

Ambient Temperature	
Under Bias	10°C to +80°C
Storage Temperature (plastic)	55°C to +125°C
Voltage on any Pin Except V _{DD}	
Relative to V _{ss}	1.0 to +7.0 V
Voltage on V _{DD} relative to V _{SS}	–1.0 to +7.0 V
Data Out Current	50 mA
Power Dissipation	1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


Capacitance*

 $V_{DD} = 5V \pm 10\%, V_{SS} = 0V$

Symbol	Parameter	Min.	Мах.	Unit
C _{IN1}	Input Capacitance	3	4	pF
	(A0 – A7)			
C _{IN2}	Input Capacitance	4	5	рF
	(RAS, CAS, WB/WE, OE)			
Сопт	Output Capacitance	5	7	pF
001	(I/O1 – I/O16)			

*NOTE: Capacitance is sampled and not 100% tested

Block Diagram





DC and Operating Characteristics (1,2) $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$ unless otherwise specified

Symbol	Parameter	Access Time (ns)	Min.	Max.	Unit	Test Conditions	Notes
L	Input Leakage Current (any input pin)		-10	10	μА	V _{SS} ≤ V _{IN} ≤ V _{DD}	
l _{LO}	Output Leakage Current		-10	10	μА	V _{SS} ≤ V _{OUT} ≤ V _{DD}	
I _{DD1}	V _{DD} Supply Current, Operating	80	_	115	mA	t _{RC} = t _{RC} (Min.)	1, 2, 4
201		100	_	90	1		
I _{DD2}	V _{DD} Supply Current, TTL Standby		_	2	mA	RAS = CAS = V _{IH} Other Inputs ≥ V _{SS}	
I _{DD3}	V _{DD} Supply Current, RAS-Only	80	_	115	mA	t _{RC} = t _{RC} Min.	2, 4
000	Refresh	100	_	90		110 110	
I _{DD4}	V _{DD} Supply Current, Fast Page	80	_	70	mA	Minimum Cycle	1, 2, 4
004	Mode Operation	100	_	60			
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled		_	1	mA	RAS = V _{IH} , CAS = V _{IL} , Other Inputs ≥ V _{SS}	1
I _{DD6}	V _{DD} Supply Current, CAS	80	_	115	mA	RAS ≥ V _{DD} - 0.2 V, CAS at V _{IH}	
000	before RAS Mode	100	_	90		All Other Inputs ≥ V _{SS}	
V _{IH}	Input High Voltage		-1	0.8	٧		3
V _{IL}	Input Low Voltage		2.4	V _{DD} +1	v		3
v _{oh}	Output High Voltage		2.4	_	٧	I _{OH} = -5 mA	
V _{OL}	Output Low Voltage		_	0.4	v	I _{OL} = 4.2 mA	



AC Characteristics (5, 6, 7) $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}, \ V_{DD} = 5\text{V} \pm 10\%, \ V_{SS} = 0\text{V unless otherwise noted AC Test conditions, input pulse levels 0 to 3 V}$

	JEDEC	EDEC		80		100			
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Notes
1	t _{BL1RH1}	t _{RAS}	RAS Pulse Width	80	10K	100	10K	ns	
2		tRASP	RAS Pulse Width (Fast Page Mode)	80	100K	100	100K	ns	
3	t _{RL2RL2}	t _{RC}	Read or Write Cycle Time	135		170	_	ns	
4	t _{RH2RL2}	t _{RP}	RAS Precharge Time	45	_	60		ns	
5	t _{RL1CH1}	t _{CSH}	CAS Hold Time	80		100	_	ns	
6	t _{CL1CH1}	t _{CAS}	CAS Pulse Width	35	10K	40	10K	ns	
7	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay Time	20	45	20	60	ns	13
8	t _{WH2CL2}	t _{RCS}	Read Command Set-Up Time	0		0		ns	
9	t _{AVRL2}	t _{ASR}	Row Address Set-Up Time	0		0		ns	
10	t _{RL1AX}	t _{RAH}	Row Address Hold Time	10	_	10	_	ns	
11	t _{AVCL2}	t _{ASC}	Column Address Set-Up Time	0	_	0		ns	
12	t _{CL1AX}	t _{CAH}	Column Address Hold Time	15	_	15		ns	
13	t _{CL1RH1}	t _{RSH}	RAS Hold Time	35	_	40		ns	
14	t _{CH2RL2}	t _{CRP}	CAS to RAS Precharge Time	5	T -	5	_	ns	
15	t _{CH2WX}	t _{RCH}	Read Command Hold Time referenced to CAS	0		0	_	ns	10
16	t _{RH2WX}	t _{RRH}	Read Command Hold Time referenced to RAS	0		0		ns	10
17	t _{OEL1RH2}	t _{ROH}	RAS Hold Time referenced to OE	15	_	20	<u> </u>	ns	
18	t _{GL1QV}	toac	Access Time from OE		35	_	40	ns	
19	t _{CL1QV}	t _{CAC}	Access Time from CAS		35	_	40	пѕ	8,13
20	t _{RL1QV}	t _{RAC}	Access Time from RAS	-	80	-	100	ns	8,13,14
21	t _{AVQV}	† _{CAA}	Access Time from Column Address		45		55	ns	5,14
22	t _{CL1QX}	t _{LZ}	CAS to Output in Low-Z	0		0	_	ns	8
23	t _{RL1AX}	t _{AR}	Column Address Hold Time referenced to RAS	55	_	65	_	ns	
24	t _{RL1AV}	tRAD	RAS to Column Address Delay Time	15	35	15	45	ns	14
25	t _{WL1CH1}	t _{CWL}	Write Command to CAS Lead Time	20	_	20		ns	
26	twL1CL2	twcs	Write Command Set-Up Time	0	T -	0	_	ns	12
27	t _{CL1WH1}	twcH	Write Command Hold Time	15	_	15		ns	
28	t _{WL1WH1}	t _{WP}	Write Command Pulse Width	15	_	15	_	ns	
29	t _{RL1WH1}	twcR	Write Command Hold Time from RAS	55		65		ns	
30	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	20	_	20		ns	



AC Characteristics (continued)

	JEDEC	С	8	0	10	00			
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Notes
31	t _{DVWL2}	t _{DS}	Data-In Set-Up Time	0	_	0	_	ns	11
32	t _{WL1DX}	t _{DH}	Data-In Hold Time	15	_	15	_	ns	11
33	t _{GH2DX}	t _{OED}	OE to Data Delay Time	10		20	_	ns	
34	t _{RL2RL2} (RMW)	^t RWC	Read-Modify-Write Cycle Time	180	_	225	-	ns	
35	t _{CL1WL2}	t _{CWD}	CAS to WE Delay Time	55	_	70	_	ns	12
36	t _{RL1WL2}	t _{RWD}	RAS to WE Delay Time in Read-Modify-Write Cycle	100	_	130	_	ns	12
37	t _{AVWL2}	† _{AWD}	Column Address to WE Delay Time	65	_	85	-	ns	12
38	t _{CL2CL2}	t _{PC}	Fast Page Mode Cycle Time	55		65		ns	
39	t _{CH2CL2}	t _{CP}	CAS Precharge Time	10		10	_	ns	
40	t _{AVRH1}	t _{CAR}	Column Address to RAS Set-Up Time	45		55	_	ns	-
41	t _{CH2QV}	t _{CAP}	Access Time from Column Precharge	_	50	_	60	ns	8
42	t _{RL1DX}	t _{DHR}	Data Hold Time referenced to RAS	55	_	65	_	ns	-
43	t _{CL1RL2}	t _{CSR}	CAS Set-Up Time (CAS before RAS Refresh)	5	_	5	_	ns	
44	t _{RH2CL2}	t _{BPC}	RAS to CAS Precharge Time	0		0	-	ns	
45	t _{RL1CH1}	t _{CHR}	CAS Hold Time (CAS before RAS Refresh)	10	_	10	_	ns	
46	t _{CL2CL2} (RMW)	t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	100	_	120	_	ns	
47	()	t _{CPWD}	CAS Precharge to WE Delay Time (Fast Page Mode)	70	_	90	_	ns	12
48		t _{CPT}	CAS Precharge Time (CAS before RAS Counter Test Cycle)	40	_	40	-	ns	
49		t _{OEZ}	Output Buffer Turn Off Delay Time from OE	0	10	0	20	ns	
50		t _{OEH}	OE Command Hold Time	10		20	-	ns	
51		twes	Write-Per-Bit Set-Up Time	0		0	<u> </u>	ns	
52		t _{WBH}	Write-Per-Bit Hold Time	10		10	_	ns	
53		twos	Write-Per-Bit Selection Set-Up Time	0	-	0		ns	
54		t _{WDH}	Write-Per-Bit Selection Hold Time	10	-	10	_	ns	
55		toff	Output Buffer Turn-off Delay	0	20	0	20	ns	9
56		t _T	Transition Time (Rise and Fall)	3	50	3	50	ns	7
57		t _{RI}	Refresh Interval	_	4	<u> </u>	4	ms	




NOTES:

- I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD} (max.) is measured with the output open.
- I_{DD} is dependent upon the number of address transitions. Specified I_{DD} (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) ≥ V_{SS} and V_{IH} (max.) ≤ V_{DD}.
- Column Address can be changed once or less while RAS = V_{II} and CAS = V_{II}.
- An initial pause of 200 μs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved.
 In case of using internal refresh counter, a minimum of 8 RAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- AC measurements assume t_T = 5 ns.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of output signals. Also, transition times are measured between V_{IH} and V_{II}.
- 8. Measured with a load equivalent to one TTL load and 50 pF.
- t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 10. Either $t_{\rm RCH}$ or $t_{\rm RBH}$ must be satisfied for a read cycle.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WB/ WE leading edge in read-modify-write cycles.
- 12. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS} (min.) the cycle is an early write cycle and data out pins will remain open circuit (high impedance) through the entire cycle. If t_{RWD}≥t_{RWD} (min.), t_{CWD}≥t_{CWD} (Min.), t_{AWD}≥t_{AWD} (min.) and t_{CPWD}≥t_{CPWD} (min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 13. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled by t_{CAC}.
- 14. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{CAA}.






Read Cycle




NOTE: $D_{IN} = OPEN$

Write Cycle (Early Write)







Write Cycle (OE-Controlled Write)



NOTE: D_{OUT} = OPEN




Read-Modify-Write Cycle







Fast Page Mode Read Cycle




NOTE: D_{IN} = OPEN




Fast Page Mode Write Cycle



NOTE: D_{OUT} = OPEN



Fast Page Read-Modify-Write Cycle




NOTE: $\star = D_{OUT}$, $\star = D_{IN}$






RAS-Only Refresh Cycle



NOTE: $\overline{WB}/\overline{WE}$, \overline{OE} = "H" or "L"


CAS-Before-RAS Refresh Cycle



NOTE: D_{IN} , \overline{WB} / \overline{WE} , \overline{OE} , A0 - A7 = "H" or "L"




Hidden Refresh Cycle (Read)



NOTE: D_{IN} = OPEN




Hidden Refresh Cycle (Write)



NOTE: D_{OUT} = OPEN



CAS-Before-RAS Refresh Counter Test Cycle





Application Information

Addressing

The 16 address bit required to decode 1 of the 65,536 cell locations within the V53C665 are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (RAS), latches the 8 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 8 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. The "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

Data Inputs

A write cycle is performed by bringing (\overline{WB} /) \overline{WE} low during the $\overline{RAS}/\overline{CAS}$ operation. The falling edge of \overline{CAS} or (\overline{WB} /) \overline{WE} strobes data on (Wi) IOi into the on-chip data latch. To make use of the write-per-bit capability (\overline{WB} /) \overline{WE} must be low as \overline{RAS} falls. In this case data bits to which the write operation is applied can be specified by keeping Wi (IOi) high with set-up and hold times referenced to the \overline{RAS} negative transition. For those data bits of Wi (IOi) that are kept low as \overline{RAS} falls the write operation is inhibited on the chip. If (\overline{WB} /) \overline{WE} is high as \overline{RAS} falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of a standard TTL load. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OAC} are satisfied.

The outputs become valid after the access time has elapsed and remain valid while CAS and OE are

low. $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns them to a high impedance state. In an early-write cycle, the outputs are always in the high impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The OE controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the \overline{OE} input is brought to a logical low level, the output buffers are enabled. Both \overline{CAS} and \overline{OE} can control the outputs. Thus, in a read operation, either \overline{OE} or \overline{CAS} returning high forces the outputs into the high impedance state.

RAS Only Refresh

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 256 row addresses (A0 – A7) within each 4 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles—RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the V53C665 offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on-chip refresh control clock generations and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

Fast Page Mode

The "Fast Page Mode" feature of the V53C665 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Fast Page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new address is eliminated, thereby increasing the access and cycle times.



Hidden Refresh

An optional feature of the V53C665 is that refresh cycles may be performed while maintaining valid data at the output pins. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (See figure below.)

This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

CAS Before RAS Refresh Counter Test

The internal refresh operation of the V53C665 can be tested by the "CAS BEFORE RAS REFRESH COUNTER TEST." This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows:

- Write "0" into all the memory cells at normal write mode.
- Select one certain column address and read "0" out and write "1" in each cell by performing "CAS BEFORE RAS REFRESH COUNTER TEST (READ-MODIFY-WRITE Cycle)". Repeat this operation 256 times.
- Check "1" out of 256 bits at normal read mode, which was written in step 2.
- 4. Using the same column as in step 2, read "1" out and write "0" in each cell performing "CAS BEFORE RAS REFRESH COUNTER TEST." Repeat this operation 256 times.
- Check "0" out of 256 bits at normal mode, which was written in step 4.
- 6. Perform the above steps 1 to 5 to the complement data.

