



Integrated Device Technology, Inc.

HIGH-SPEED 1K x 8 FourPort™ STATIC RAM

IDT7050S
IDT7050L

FEATURES:

- High-speed access
 - Military: 30/35/45ns (max.)
 - Commercial: 25/30/35/45ns (max.)
- Low-power operation
 - IDT7050S
 - Active: 750mW (typ.)
 - Standby: 10mW (typ.)
 - IDT7050L
 - Active: 750mW (typ.)
 - Standby: 1.5mW (typ.)
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{\text{BUSY}}$ input to control write-inhibit for each of the four ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specification

DESCRIPTION:

The IDT7050 is a high-speed 1K x 8 FourPort static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessor systems

that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7050 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7050 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, this four port RAM typically operates on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μW from a 2V battery.

The IDT7050 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



2698 drw 01

FourPort is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


APRIL 1992

©1992 Integrated Device Technology, Inc.

DSC-10682

1

6-17-1




Pin 1
Designator

- NOTES:**
1. All Vcc pins must be connected to the power supply.
 2. All GND pins must be connected to the ground supply.
 3. NC denotes no - connect pin.

6

2698 drw 02

6-17-2



NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. NC denotes no - connect pin.

6-17-3

PIN CONFIGURATIONS

Symbol	Pin Name
A ₀ P1 – A ₉ P1	Address Lines – Port 1
A ₀ P2 – A ₉ P2	Address Lines – Port 2
A ₀ P3 – A ₉ P3	Address Lines – Port 3
A ₀ P4 – A ₉ P4	Address Lines – Port 4
I/O ₀ P1 – I/O ₇ P1	Data I/O – Port 1
I/O ₀ P2 – I/O ₇ P2	Data I/O – Port 2
I/O ₀ P3 – I/O ₇ P3	Data I/O – Port 3
I/O ₀ P4 – I/O ₇ P4	Data I/O – Port 4
R/W P1	Read/Write – Port 1
R/W P2	Read/Write – Port 2
R/W P3	Read/Write – Port 3
R/W P4	Read/Write – Port 4
GND	Ground
\overline{CE} P1	Chip Enable – Port 1
\overline{CE} P2	Chip Enable – Port 2
\overline{CE} P3	Chip Enable – Port 3
\overline{CE} P4	Chip Enable – Port 4
\overline{OE} P1	Output Enable – Port 1
\overline{OE} P2	Output Enable – Port 2
\overline{OE} P3	Output Enable – Port 3
\overline{OE} P4	Output Enable – Port 4
BUSY P1	Write Disable – Port 1
BUSY P2	Write Disable – Port 2
BUSY P3	Write Disable – Port 3
BUSY P4	Write Disable – Port 4
Vcc	Power

2698 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2698 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed Vcc + 0.5V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

2698 tbl 03

1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2698 tbl 04

6

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2698 tbl 05

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.
2. V_{TERM} must not exceed Vcc + 0.5V.

6-17-4

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7050S		IDT7050L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁷⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2698 tbl 06

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 2, 6) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	IDT7050x25 ⁽⁶⁾		IDT7050x30		IDT7050x35		IDT7050x45		Unit	
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.		
ICC1	Operating Power Supply Current (All Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = 0$ ⁽⁴⁾	MIL.	S	—	—	150	360	150	360	150	360	mA
				L	—	—	150	300	150	300	150	300	
	COM'L.			S	150	300	150	300	150	300	150	300	
				L	150	250	150	250	150	250	150	250	
ICC2	Dynamic Operating Current (All Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = f_{MAX}$ ⁽⁵⁾	MIL.	S	—	—	220	400	210	395	195	390	mA
				L	—	—	190	335	180	330	170	325	
	COM'L.			S	225	350	220	340	210	335	195	330	
				L	195	305	190	295	180	290	170	285	
ISB	Standby Current (All Ports — TTL Level Inputs)	$\overline{CE} \geq V_{IH}$ $f = f_{MAX}$ ⁽⁵⁾	MIL.	S	—	—	45	115	40	110	35	105	mA
				L	—	—	40	85	35	80	30	75	
	COM'L.			S	60	85	45	80	40	75	35	70	
				L	50	70	40	65	35	60	30	55	
ISB1	Full Standby Current (All Ports — All CMOS Level Inputs)	All Ports $\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0$ ⁽⁴⁾	MIL.	S	—	—	1.5	30	1.5	30	1.5	30	mA
				L	—	—	.3	4.5	.3	4.5	.3	4.5	
	COM'L.			S	1.5	15	1.5	15	1.5	15	1.5	15	
				L	.3	1.5	.3	1.5	.3	1.5	.3	1.5	

NOTES:

- "X" in part number indicates power rating (S or L).
- $V_{CC} = 5V, T_A = +25^\circ C$ for Typ.
- $0^\circ C$ to $+70^\circ C$ temperature range only.
- $f = 0$ means no address or control lines change.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- For the case of one port, divide the appropriate current by four.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2698 tbl 07

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	V_{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
ICCDR	Data Retention Current	$\overline{CE} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	MIL.	—	25	1800	μA
			COM'L.	—	25	600	
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns	


NOTES:

- $V_{CC} = 2V, T_A = +25^\circ C$
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2698 tbl 08

6-17-5

LOW V_{CC} DATA RETENTION WAVEFORM




2698 drw 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2


2698 tbl 09



2698 drw 05a

*Including scope and jig

Figure 1. Equivalent Output Load



2698 drw 05b

Figure 2. Output Load (for tLZ, tHZ, tWZ, tOW)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Symbol	Parameter	IDT7050S25 ^(1,3) IDT7050L25 ^(1,3)		IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t _{RC}	Read Cycle Time	25	—	30	—	35	—	45	—	ns
t _{AA}	Address Access Time	—	25	—	30	—	35	—	45	ns
t _{ACE}	Chip Enable Access Time	—	25	—	30	—	35	—	45	ns
t _{AOE}	Output Enable Access Time	—	15	—	20	—	25	—	30	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	0	—	0	—	ns
t _{LZ}	Output Low Z Time ^(1,2)	3	—	3	—	5	—	5	—	ns
t _{HZ}	Output High Z Time ^(1,2)	—	15	—	15	—	15	—	20	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	20	—	30	—	50	—	50	ns


2698 tbl 10

NOTES:


1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. 0°C to +70°C temperature range only.

6-17-6

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT^(1, 3)



NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

6-17-7

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Symbol	Parameter	IDT7050S25 ⁽⁷⁾ IDT7050L25 ⁽⁷⁾		IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE										
twc	Write Cycle Time	25	—	30	—	35	—	45	—	ns
tew	Chip Enable to End of Write	20	—	25	—	30	—	35	—	ns
taw	Address Valid to End of Write	20	—	25	—	30	—	35	—	ns
tas	Address Set-up Time	0	—	0	—	0	—	0	—	ns
twp	Write Pulse Width ⁽³⁾	20	—	25	—	30	—	35	—	ns
twr	Write Recovery Time	5	—	5	—	5	—	5	—	ns
tdw	Data Valid to End of Write	15	—	15	—	20	—	20	—	ns
tHZ	Output High Z Time ^(1, 2)	—	15	—	15	—	15	—	20	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High Z ^(1, 2)	—	15	—	15	—	15	—	20	ns
tOW	Output Active from End of Write ^(1, 2)	0	—	0	—	0	—	0	—	ns
twDD	Write Pulse to Data Delay ⁽⁴⁾	—	45	—	50	—	55	—	65	ns
tDD	Write Data Valid to Read Data Delay ⁽⁴⁾	—	35	—	40	—	45	—	55	ns
BUSY INPUT TIMING										
twB	Write to BUSY ⁽⁵⁾	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁶⁾	15	—	20	—	20	—	20	—	ns

2698 tbl 11


NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. 0°C to +70°C temperature range only.

6


6-17-8

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1, 2, 3, 7)



2698 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING^(1, 2, 3, 5)




2698 drw 09

NOTES:

1. R/W or CE must be high during all address transitions.
2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
3. twr is measured from the earlier of CE or R/W going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tw. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

6-17-9

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY^(1, 2, 3)




2698 dww 10

NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI and $\overline{\text{CE}}$ at LO for the writing port.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its $\overline{\text{OE}}$ at LO.

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT



2698 dww 11

6

FUNCTIONAL DESCRIPTION

The IDT7050 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I – READ/WRITE CONTROL

Any Port ⁽¹⁾				Function
R/W	$\overline{\text{CE}}$	$\overline{\text{OE}}$	D0-7	
X	H	X	Z	Port Disabled and in Power Down Mode
X	H	X	Z	$\overline{\text{CE}}_{\text{P1}} = \overline{\text{CE}}_{\text{P2}} = \overline{\text{CE}}_{\text{P3}} = \overline{\text{CE}}_{\text{P4}} = \text{H}$ Power Down Mode, ISB1 or ISB
L	L	X	DATA _{IN}	Data on port written into memory ^(2, 3)
H	L	L	DATA _{OUT}	Data in memory output on port
X	X	H	Z	High impedance outputs

NOTES:

1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
2. If $\overline{\text{BUSY}} = \text{LOW}$, data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.

2698 tbl 12