ZXMC10A816N8 100V SO8 Complementary Dual enhancement mode MOSFET

Summary

Device	V _{(BR)DSS} (V)	Q _G (nC)	R _{DS(on)} (Ω)	I _D (A) T _A = 25°C
Q1	100	9.2	0.230 @ V _{GS} = 10V	2.1
QI	100	9.2	0.300 @ V _{GS} = 4.5V	1.9
Q2	-100	16.5	0.235 @ V _{GS} = -10V	-2.2
			0.320 @ V _{GS} = -4.5V	-1.9



Description

This new generation complementary dual MOSFET features low on-resistance achievable with low gate drive.

Features

- 100 V Complementary in SOIC package
- Low on-resistance
- · Fast switching speed
- Low voltage (V_{GS} = 4.5 V) gate drive

G1 G2 G2 G2 G2 G2 G2 G2 G3 G4 G2 G4 G5 G5

Q1 N-Channel


Q2 P-Channel

Applications

- · DC motor control
- Backlighting
- Class D Audio Output Stages (<100W)

Ordering information

Device	Reel size (inches)	Tape width (mm)	Quantity per reel	
ZXMC10A816N8TC	13	12	2,500	



Device marking

ZXMC 10A816

Absolute maximum ratings

Parameter	Symbol	N- channel Q1	P- channel Q2	Unit
Drain-Source voltage	V_{DSS}	100	-100	V
Gate-Source voltage	V_{GS}	±20	±20	V
Continuous Drain current @ V _{GS} = 10V; T _A =25°C (b)(d)	I _D	2.1	-2.2	Α
@ $V_{GS} = 10V$; $T_A = 70^{\circ}C$ (b)(d)		1.7	-1.8	
@ $V_{GS} = 10V$; $T_A = 25^{\circ}C$ (a)(d)		1.7	-1.7	
@ V _{GS} = 10V; T _A =25°C (a)(e)		2.0	-2.0	
@ $V_{GS} = 10V; T_L = 25^{\circ}C^{(7)(0)}$		2.3	-2.4	
Pulsed Drain current @ V _{GS} = 10V; T _A =25°C (c)(d)	I _{DM}	9.4	-10.5	А
Continuous Source current (Body diode) at T _A =25°C (b)(d)	I _S	3.0	-3.1	Α
Pulsed Source current (Body diode) at T _A =25°C (c)(d)	I _{SM}	9.4	-10.5	Α
Power dissipation at T _A =25°C ^{(a)(d)} Linear derating factor	P _D	1.3 10.0		W mW/°C
Power dissipation at T _A =25°C ^{(a)(e)} Linear derating factor	P _D	1.8 14.2		W mW/°C
Power dissipation at T _A =25°C (b)(d) Linear derating factor	P _D	2.1 16.7		W mW/°C
Power dissipation at T _L =25°C ^{(f)(d)}	PD	2.4	2.6	W
Linear derating factor		18.9	20.4	mW/°C
Operating and storage temperature range	T _j , T _{stg}	-55 to	o 150	°C


Thermal resistance

Parameter	Symbol	Valu	Unit	
Junction to ambient ^{(a)(d)}	$R_{ heta JA}$	100	°C/W	
Junction to ambient ^{(a)(e)}	$R_{ heta JA}$	70		°C/W
Junction to ambient ^{(b)(d)}	$R_{ heta JA}$	60		°C/W
Junction to lead ^{(f)(d)}	$R_{ heta JL}$	53	49	°C/W

NOTES:

- (a) For a device surface mounted on 25mm x 25mm x 1.6mm FR4 PCB with high coverage of single sided 1oz copper, in still air conditions; the device is measured when operating in a steady-state condition.
- (b) Same as note (a), except the device is measured at $t \le 10$ sec.
- (c) Same as note (a), except the device is pulsed with D= 0.02 and pulse width 300 μs. The pulse current is limited by the maximum junction temperature.
- (d) For a dual device with one active die.
- (e) For a device with two active die running at equal power.
- (f) Thermal resistance from junction to solder-point (at the end of the drain lead); the device is operating in a steady-state condition.

Thermal characteristics



10 R_{DS(CN)} Limited

1 DC

100m

Note (a)(d) 100ms


Note (a)(d) 10ms 1ms

-10m


Single Pulse, T_{and}=25°C 100us

0.1 1 100us

 ${}^{-}\mathrm{V}_{\scriptscriptstyle DS}$ Drain-Source Voltage (V) **P-channel Safe Operating Area**




Pulse Width (s)



Transient Thermal Impedance

Derating Curve



Pulse Power Dissipation

Q1 (N-channel) electrical characteristics (at T_{amb} = 25℃ unless otherwise stated)


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Static							
Drain-Source breakdown voltage	V _{(BR)DSS}	100			V	I _D = 250μA, V _{GS} = 0V	
Zero Gate voltage Drain current	I _{DSS}			0.5	μΑ	V _{DS} = 100V, V _{GS} = 0V	
Gate-Body leakage	I _{GSS}			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
Gate-Source threshold voltage	V _{GS(th)}	1.0		3.0	V	$I_D=250\mu A,\ V_{DS}=V_{GS}$	
Static Drain-Source on-state resistance (a)	R _{DS(on)}		0.170 0.210	0.230 0.300	Ω	V_{GS} = 10V, I_{D} = 1.0A V_{GS} = 4.5V, I_{D} = 0.5A	
Forward Transconductance (a) (c)	9 _{fs}		4.8		S	V _{DS} = 15V, I _D = 1.6A	
Dynamic							
Capacitance (c)							
Input capacitance	C _{iss}		497		pF		
Output capacitance	Coss		29		pF	V _{DS} = 50V, V _{GS} = 0V	
Reverse transfer capacitance	C _{rss}		18		pF	f= 1MHz	
Switching (b) (c)	<u>.</u>						
Turn-on-delay time	t _{d(on)}		2.9		ns		
Rise time	t _r		2.1		ns	$V_{DD} = 50V, V_{GS} = 10V$	
Turn-off delay time	t _{d(off)}		12.1	ns	ns	I _D = 1.0A R _G ≅ 6.0Ω,	
Fall time	t _f		5.0		ns	11.6 = 0.011,	
Gate charge (c)			_				
Total Gate charge	Qg		9.2		nC		
					nC	V_{DS} = 50V, V_{GS} = 10V I_{D} = 1.6A	
					nC	- ID- I.OA	
Source-Drain diode							
Diode forward voltage (a)	V _{SD}		0.85	0.95	V	I _S = 1.7A, V _{GS} = 0V	
Reverse recovery time (c)	t _{rr}		32		ns	I _S = 1.7A, di/dt= 100A/μs	
Reverse recovery charge ^(c)	Q _{rr}		40		nC	15- 1.77, αναι- 1007/μ5	

NOTES:


⁽a) Measured under pulsed conditions. Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$. (b) Switching characteristics are independent of operating junction temperature.


⁽c) For design aid only, not subject to production testing

Q1 (N-channel) typical characteristics





Q1 (N-channel) typical characteristics -continued






Test circuits






Basic gate charge waveform

Gate charge test circuit





Switching time waveforms

Switching time test circuit

Q1 (P-channel) electrical characteristics (at T_{amb} = 25℃ unless otherwise stated)


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Static							
Drain-Source breakdown voltage	V _{(BR)DSS}	-100			V	$I_D = -250 \mu A, V_{GS} = 0 V$	
Zero Gate voltage Drain current	I _{DSS}			-0.5	μΑ	V _{DS} = -100V, V _{GS} = 0V	
Gate-Body leakage	I _{GSS}			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$	
Gate-Source threshold voltage	V _{GS(th)}	-2.0		-4.0	V	I_D = -250 μ A, V_{DS} = V_{GS}	
Static Drain-Source on-state resistance (a)	R _{DS(on)}		0.170 0.250	0.235 0.320	Ω	V _{GS} = -10V, I _D = -1.0A V _{GS} = -4.5V, I _D = -0.5A	
Forward Transconductance ^{(a) (c)}	9 _{fs}		4.7		S	V _{DS} = -15V, I _D = -2.1A	
Dynamic							
Capacitance (c)							
Input capacitance	C _{iss}		717		pF		
Output capacitance	Coss		55		pF	V _{DS} = -50V, V _{GS} = 0V	
Reverse transfer capacitance	C _{rss}		46		pF	f= 1MHz	
Switching (b) (c)							
Turn-on-delay time	t _{d(on)}		4.3		ns		
Rise time	t _r		5.2		ns	$V_{DD} = -50V, V_{GS} = -10V$	
Turn-off delay time	t _{d(off)}		20		ns	I _D = -1A -R _G ≅ 6.0Ω,	
Fall time	t _f		12		ns	11.6 = 0.011,	
Gate charge ^(c)							
Total Gate charge	Qg		16.5		nC		
Gate-Source charge	Q _{gs}		2.5		nC	V_{DS} = -50V, V_{GS} = -10V I_{D} = -2.1A	
Gate-Drain charge	Q _{gd}		5.4		nC] ID= -Z. IA	
Source-Drain diode							
Diode forward voltage (a)	V_{SD}		-0.85	-0.95	V	I _S = -1.7A, V _{GS} = 0V	
Reverse recovery time (c)	t _{rr}		43		ns	I 170 di/dt- 1000/vo	
Reverse recovery charge ^(c)	Q _{rr}		77		nC	- I _S = -1.7A, di/dt= 100A/μs	

NOTES:


⁽a) Measured under pulsed conditions. Pulse width $\leq 300 \mu s$; duty cycle $\leq 2\%$. (b) Switching characteristics are independent of operating junction temperature.


⁽c) For design aid only, not subject to production testing

Q2 (P-channel) typical characteristics




Q2 (P-channel) typical characteristics -continued







Gate-Source Voltage v Gate Charge

Test circuits






Basic gate charge waveform




Gate charge test circuit



Switching time waveforms

Switching time test circuit

Packaging details - SO8



DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
Α	0.053	0.069	1.35	1.75	е	0.050 BSC		1.27 BSC	
A1	0.004	0.010	0.10	0.25	b	0.013	0.020	0.33	0.51
D	0.189	0.197	4.80	5.00	С	0.008	0.010	0.19	0.25
Н	0.228	0.244	5.80	6.20	θ	0°	8°	0°	8°
Е	0.150	0.157	3.80	4.00	-	1	-	-	-
L	0.016	0.050	0.40	1.27	-	1	-	-	-

Note: Controlling dimensions are in inches. Approximate dimensions are provided in millimeters

IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 - 1. are intended to implant into the body, or
 - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2009, Diodes Incorporated

www.diodes.com