Low-Voltage CMOS Quad Buffer

With 5 V–Tolerant Inputs and Outputs (3–State, Non–Inverting)

The MC74LCX125 is a high performance, non-inverting quad buffer operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5 V allows MC74LCX125 inputs to be safely driven from 5.0 V devices. The MC74LCX125 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

Current drive capability is 24 mA at the outputs. The Output Enable (\overline{OEn}) inputs, when HIGH, disable the outputs by placing them in a HIGH Z condition.


Features

- Designed for 2.3 to 3.6 V V_{CC} Operation
- 5.0 V Tolerant Interface Capability With 5.0 V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When $V_{CC} = 0 V$
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in all Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance: Human Body Model >2000 V Machine Model >200 V
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



http://onsemi.com

MARKING DIAGRAMS



(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.




Figure 1. Pinout: 14-Lead (Top View)

PIN NAMES

Pins	Function
OEn	Output Enable Inputs
Dn	Data Inputs
On	3-State Outputs




Figure 2. Logic Diagram

TRUTH TABLE

INPUTS		OUTPUTS
ŌĒn	OEn Dn	
L	L	L
L	Н	н
Н	х	Z

H = High Voltage Level

L = Low Voltage Level

Z = High Impedance State

 $\label{eq:X} \begin{array}{rcl} \mathsf{X} & = & \mathsf{High} \text{ or Low Voltage Level and Transitions Are} \\ \mathsf{Acceptable; for } \mathsf{I}_{\mathsf{CC}} \text{ reasons, DO NOT FLOAT Inputs} \end{array}$

MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Units
V _{CC}	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \leq V_I \leq +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_O \le +7.0$	Output in 3-State	V
		$-0.5 \le V_O \le V_{CC} + 0.5$	Output in HIGH or LOW State. (Note 1)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
Ι _{ΟΚ}	DC Output Diode Current	-50	V _O < GND	mA
		+50	V _O > V _{CC}	mA
Ι _Ο	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current Per Supply Pin	±100		mA
I _{GND}	DC Ground Current Per Ground Pin	±100		mA
T _{STG}	Storage Temperature Range	-65 to +150		°C
MSL	Moisture Sensitivity		Level 1	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Io absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage Operating Data Retention Only	2.0 1.5	2.5, 3.3 2.5, 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage HIGH or LOW State 3-State	0 0		V _{CC} 5.5	V
I _{OH}				-24 -12 -8	mA
I _{OL}				+24 +12 +8	mA
T _A	Operating Free-Air Temperature	-40		+85	°C
$\Delta t/\Delta V$	Input Transition Rise or Fall Rate, V _{IN} from 0.8 V to 2.0 V, V _{CC} = 3.0 V	0		10	ns/V

DC ELECTRICAL CHARACTERISTICS

			T _A = −40°C	to +85°C	
Symbol	Characteristic	Condition	Min	Мах	Units
V _{IH}	HIGH Level Input Voltage (Note 2)	$2.3~\text{V} \le \text{V}_{CC} \le 2.7~\text{V}$	1.7		V
		$2.7~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V}$	2.0		
V _{IL}	LOW Level Input Voltage (Note 2)	$2.3~\text{V} \leq \text{V}_{CC} \leq 2.7~\text{V}$		0.7	V
		$2.7~V \leq V_{CC} \leq 3.6~V$		0.8	
V _{OH}	HIGH Level Output Voltage	$2.3~V \leq V_{CC} \leq 3.6~V;~I_{OL} = 100~\mu A$	V _{CC} - 0.2		V
		V _{CC} = 2.3 V; I _{OH} = -8 mA	1.8		
		V _{CC} = 2.7 V; I _{OH} = -12 mA	2.2		
		V _{CC} = 3.0 V; I _{OH} = -18 mA	2.4		
		V _{CC} = 3.0 V; I _{OH} = -24 mA	2.2		
V _{OL}	LOW Level Output Voltage	$2.3~V \leq V_{CC} \leq 3.6~V;~I_{OL} = 100~\mu A$		0.2	V
		V _{CC} = 2.3 V; I _{OL} = 8 mA		0.6	
		V _{CC} = 2.7 V; I _{OL} = 12 mA		0.4	
		V _{CC} = 3.0 V; I _{OL} = 16 mA		0.4	
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OL} = 24 \text{ mA}$		0.55	
I _{OZ}	3-State Output Current	$\label{eq:VCC} \begin{array}{l} V_{CC} = 3.6 \ \text{V}, \ V_{IN} = V_{IH} \ \text{or} \ V_{IL}, \\ V_{OUT} = 0 \ \text{to} \ 3.6 \ \text{V} \end{array}$		±5	μΑ
I _{OFF}	Power Off Leakage Current	V_{CC} = 0, V_{IN} = 3.6 V or V_{OUT} = 3.6 V		10	μA
I _{IN}	Input Leakage Current	V_{CC} = 0 to 3.6 V, $V_{\rm IN}$ = 3.6 V or GND		±5	μA
I _{CC}	Quiescent Supply Current	V_{CC} = 3.6 V, V_{IN} = 3.6 V or V_{OUT} = 3.6 V		10	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$2.3 \le V_{CC} \le 3.6 \text{ V}; \text{ V}_{IH} = V_{CC} - 0.6 \text{ V}$		500	μA

2. These values of V_I are used to test DC electrical characteristics only.

AC CHARACTERISTICS $t_R = t_F = 2.5 \text{ ns}; R_L = 500 \ \Omega$

					Lin	nits			
					T _A = −40°0	C to +85°C			
			V _{CC} = 3.3	8 V \pm 0.3 V	V _{CC} =	2.7 V	V _{CC} = 2.5	$V \pm 0.2 V$	
			C _L =	50 pF	C _L =	50 pF	C _L =	30 pF	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Units
t _{PLH} t _{PHL}	Propagation Delay Time Input to Output	1	1.5 1.5	6.0 6.0	1.5 1.5	6.5 6.5	1.5 1.5	7.2 7.2	ns
t _{PZH} t _{PZL}	Output Enable Time to High and Low Level	2	1.5 1.5	7.0 7.0	1.5 1.5	8.0 8.0	1.5 1.5	9.1 9.1	ns
t _{PHZ} t _{PLZ}	Output Disable Time From High and Low Level	2	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	1.5 1.5	7.2 7.2	ns
t _{OSHL} t _{OSLH}	Output-to-Output Skew (Note 3)			1.0 1.0					ns

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.

DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25°C			
Symbol	Characteristic	Condition	Min	Тур	Max	Units
V _{OLP}	Dynamic LOW Peak Voltage (Note 4)			0.8 0.6		V
V _{OLV}	Dynamic LOW Valley Voltage (Note 4)	$ \begin{array}{l} V_{CC} = 3.3 \text{ V}, \ C_L = 50 \text{ pF}, \ V_{IH} = 3.3 \text{ V}, \ V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V}, \ C_L = 30 \text{ pF}, \ V_{IH} = 2.5 \text{ V}, \ V_{IL} = 0 \text{ V} \end{array} $		-0.8 -0.6		V

 Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Condition	Typical	Units
C _{IN}	Input Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	7	pF
C _{OUT}	Output Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	25	pF

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LCX125DG	SOIC-14 (Pb-Free)	55 Units / Rail
MC74LCX125DR2G	SOIC-14 (Pb-Free)	2500 Tape & Reel
MC74LCX125DTG	TSSOP-14 (Pb-Free)	96 Units / Rail
MC74LCX125DTR2G	TSSOP-14 (Pb-Free)	2500 Tape & Reel
NLVLCX125DTR2G	TSSOP-14* (Pb-Free)	2500 Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified.



WAVEFORM 1 – PROPAGATION DELAYS

 t_R = t_F = 2.5 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns




WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES $t_{D} = t_{T} = 2.5 \text{ ns} \cdot 10\% \text{ to } 90\% \text{ f} = 1 \text{ MHz}^{-1} \text{ tw} = 500 \text{ ns}$

$t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 10\%$	500 ns
--	--------

	V _{cc}				
Symbol	$3.3~V\pm0.3~V$	2.7 V	$2.5~V\pm0.2~V$		
Vmi	1.5 V	1.5 V	V _{CC} /2		
Vmo	1.5 V	1.5 V	V _{CC} /2		






 $C_L=50$ pF at $V_{CC}=3.3\pm0.3$ V or equivalent (includes jig and probe capacitance) $C_L=30$ pF at $V_{CC}=2.5\pm0.2$ V or equivalent (includes jig and probe capacitance) $R_L=R_1=500~\Omega$ or equivalent

 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 4. Test Circuit

PACKAGE DIMENSIONS

SOIC-14 NB CASE 751A-03 ISSUE K




	A1	0.10	0.2
	A3	0.19	0.2
DETAIL A	b	0.35	0.4
./	D	8.55	8.7
	Е	3.80	4.0
$\langle \rangle$	е	1.27	BSC
	Н	5.80	6.2
ーービー	h	0.25	0.5
	L	0.40	1.2
	М	0 °	7

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

SIDE.


	MILLIMETERS		INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	1.35	1.75	0.054	0.068			
A1	0.10	0.25	0.004	0.010			
A3	0.19	0.25	0.008	0.010			
b	0.35	0.49	0.014	0.019			
D	8.55	8.75	0.337	0.344			
Е	3.80	4.00	0.150	0.157			
е	1.27 BSC		0.050 BSC				
н	5.80	6.20	0.228	0.244			
h	0.25	0.50	0.010	0.019			
Ĺ	0.40	1.25	0.016	0.049			
М	0 °	7 °	0 °	7 °			



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G-01 ISSUE B



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT

MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.

INTERLEAD FLASH OR PROTRUSION SHALL INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE


DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

REFERENCE ONLY.
DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
К	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT



ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC products for any particular inputs on other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and easonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use purpleable copyright associated with such unintended or unauthorized use periods could prevent egarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative