

# 4-Mbit (128 K × 32) Flow-Through Sync SRAM

#### **Features**

- 128 K × 32 common I/O
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V or 3.3 V I/O supply (V<sub>DDO</sub>)
- Fast clock-to-output times
  □ 8.0 ns (100-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Offered in Pb-free 100-pin TQFP package
- "ZZ" sleep mode option

## **Functional Description**

The CY7C1338G is a 128 K × 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is


8.0 ns (100-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable ( $\overline{\text{CE}}_1$ ), depth-expansion chip enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), burst control inputs (ADSC, ADSP, and ADV), write enables ( $\overline{\text{BW}}_{[A:D]}$ , and  $\overline{\text{BWE}}$ ), and global write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the output enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

The CY7C1338G allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

The CY7C1338G operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

## **Logic Block Diagram**





## Contents

Selection Guide	3
Pin Configurations	
Pin Definitions	
Functional Overview	5
Single Read Accesses	5
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	5
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	6
Linear Burst Address Table	6
ZZ Mode Electrical Characteristics	6
Truth Table	7
Partial Truth Table for Read/Write	8
Maximum Ratings	9
Operating Range	
Flectrical Characteristics	

Capacitance	10
Thermal Resistance	
AC Test Loads and Waveforms	10
Switching Characteristics	11
Timing Diagrams	12
Ordering Information	
Ordering Code Definitions	16
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	21
Products	
PSoC Solutions	21




### **Selection Guide**

Description	100 MHz	Unit
Maximum access time	8.0	ns
Maximum operating current	205	mA
Maximum standby current	40	mA

## **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





## **Pin Definitions**

Name	I/O	Description					
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. $A_{[1:0]}$ feed the 2-bit counter.					
$\overline{BW}_A, \overline{BW}_B, \\ \overline{BW}_C, \overline{BW}_D$	Input- synchronous	yte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled n the rising edge of CLK.					
GW	Input- synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW <sub>[A:D]</sub> and BWE).					
BWE	Input- synchronous	<b>Byte write enable input, active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.					
CLK	Input-clock	Clock input. <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.					
CE <sub>1</sub>	Input- synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.					
CE <sub>2</sub>	Input- synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select/deselect the device. $\overline{\text{CE}_2}$ is sampled only when a new external address is loaded.					
CE <sub>3</sub>	Input- synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\text{CE}_2$ to select/deselect the device. $\overline{\text{CE}_3}$ is sampled only when a new external address is loaded.					
ŌĒ	Input- asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.					
ADV	Input- synchronous	Advance input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.					
ADSP	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $CE_1$ is deasserted HIGH.					
ADSC	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.					
ZZ	Input- asynchronous	<b>ZZ</b> "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.					
DQs	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$ . When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs are placed in a tri-state condition.					
$V_{DD}$	Power supply	Power supply inputs to the core of the device.					
$V_{SS}$	Ground	Ground for the core of the device.					
$V_{\mathrm{DDQ}}$	I/O power supply	Power supply for the I/O circuitry.					
$V_{SSQ}$	I/O ground	Ground for the I/O circuitry.					
MODE	Input- static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.					
NC		No connects. Not Internally connected to the die.					



#### Pin Definitions (continued)

Name	I/O	Description
NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>No connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins that are not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{C0}$ ) is 8.0 ns (100-MHz device).

The CY7C1338G supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (BWE) and byte write select (BW<sub>[A:D]</sub>) inputs. A global write enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

A single read access is initiated when the <u>following</u> conditions are satisfied at <u>clock rise: (1) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the  $\overline{OE}$  input is asserted LOW, the requested data will be available at the data outputs a maximum to  $t_{CDV}$  after clock rise.  $\overline{ADSP}$  is ignored if  $\overline{CE_1}$  is HIGH.</u>

## Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (2)  $\overline{\text{ADSP}}$  is asserted LOW. The addresses presented are loaded into the address register and the burst inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{[A:D]}$ ) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the

appropriate data will be latched and written into the device. Byte writes are allowed. During byte writes,  $\overline{BW_A}$  controls  $DQ_A$  and  $\overline{BWB}$  controls  $DQ_B$ . BWC controls  $DQ_C$ , and  $BW_D$  controls  $DQ_D$ . All I/Os are tri-stated during a byte write.Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at <u>clock</u> rise: (1)  $\overline{CE_1}$ ,  $\overline{CE_2}$ , and  $\overline{\underline{CE_3}}$  are all asserted active, (2)  $\overline{ADSC}$  is asserted LOW, (3)  $\overline{ADSP}$  is deasserted HIGH, and (4) the write <u>input</u> signals (GW, BWE, and  $\overline{BW_{[A:D]}}$ ) indicate a write access.  $\overline{ADSC}$  is ignored if  $\overline{ADSP}$  is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to  $\mathsf{DQ}_{[A:D]}$  will be written into the specified address location. Byte writes are allowed. During byte writes,  $\mathsf{BW}_{\underline{A}}$  controls  $\mathsf{DQ}_{A}$ ,  $\mathsf{BW}_{B}$  controls  $\mathsf{DQ}_{B}$ ,  $\mathsf{BW}_{C}$  controls  $\mathsf{DQ}_{C}$ , and  $\mathsf{BW}_{D}$  controls  $\mathsf{DQ}_{D}$ . All I/Os are tri-stated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of  $\overline{\mathsf{OE}}$ .

#### **Burst Sequences**

The CY7C1338G provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by A[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.



## **Interleaved Burst Address Table**

(MODE = Floating or  $V_{DD}$ )

•	- 55		
First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	1	ns



#### **Truth Table**

The truth table for CY7C1338G follows. [1, 2, 3, 4, 5]

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected cycle, power-down	None	Н	Х	Χ	L	Х	L	Χ	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Χ	L	L	Х	Χ	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	L	Х	Н	L	L	Х	Χ	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Χ	L	Н	L	Χ	Х	Χ	L–H	Tri-state
Deselected cycle, power-down	None	Χ	Х	Χ	L	Н	L	Χ	Х	Χ	L–H	Tri-state
Sleep mode, power-down	None	Х	Х	Χ	Н	Х	Х	Χ	Х	Χ	Х	Tri-state
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-state
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Χ	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Η	L–H	Tri-state
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-state
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-state
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Η	L–H	Tri-state
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write cycle, suspend burst	Current	Η	Х	Х	L	Х	Н	Н	L	Χ	L–H	D

#### Notes

1.  $\underline{X}$  = "Don't Care." H = Logic HIGH, L = Logic LOW.

Document Number: 38-05521 Rev. \*I

 $<sup>\</sup>overline{WRITE} = L \text{ when any one or more byte write enable signals } (\overline{BW}_A, \overline{BW}_B, \overline{BW}_C, \overline{BW}_D) \text{ and } \overline{BWE} = L \text{ or } \overline{GW} = L. \overline{WRITE} = H \text{ when all byte write enable signals } (\overline{BW}_A, \overline{BW}_B, \overline{BW}_C, \overline{BW}_D), \overline{BWE}, \overline{GW} = H.$ 

<sup>3.</sup> The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

4. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.

<sup>5.</sup> OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



## **Partial Truth Table for Read/Write**

The partial truth table for Read/Write for CY7C1338G follows. [6, 7]

Function	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A	Н	L	Н	Н	Н	L
Write byte B	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, B	Н	L	L	L	Н	Н
Write bytes D, B, A	Н	L	L	L	Н	L
Write bytes D, C, A	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

<sup>6.</sup> X = "Don't Care." H = Logic HIGH, L = Logic LOW.
7. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write will be done based on which byte write is active.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with Supply voltage on  $V_{DD}$  relative to GND ......-0.5 V to +4.6 V Supply voltage on  $V_{DDQ}$  relative to GND ...... -0.5~V to  $+V_{DD}$ DC voltage applied to outputs in tri-state ......-0.5 V to V<sub>DDQ</sub> + 0.5 V

DC input voltage	0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$
Commercial	0 °C to +70 °C	3.3 V – 5% / + 10%	$2.5 V - 5\% \text{ to } V_{DD}$

### **Electrical Characteristics**

Over the Operating Range

Parameter [8, 9]	Description Test Conditions		Min	Max	Unit	
$V_{DD}$	Power supply voltage			3.135	3.6	V
$V_{\rm DDQ}$	I/O supply voltage			2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	for 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3	V
		for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage [8]	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<b>–</b> 5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>		-30	-	μA
		Input = V <sub>DD</sub>		_	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>		<b>-</b> 5	-	μA
		Input = V <sub>DD</sub>		_	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled		<b>-</b> 5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{CYC}$	10-ns cycle, 100 MHz	-	205	mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ device deselected,} \\ \text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL},  f = f_{MAX}, \\ \text{inputs switching} \end{array}$	10-ns cycle, 100 MHz	_	80	mA
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ device deselected,} \\ \text{V}_{IN} \! \geq \text{V}_{DD} - 0.3  \text{V or V}_{IN} \! \leq \! 0.3  \text{V,} \\ \text{f} = 0, \text{ inputs static} \end{array}$	10-ns cycle, 100 MHz	-	40	mA
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs			-	65	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ device deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{ V or V}_{IN} \leq 0.3 \text{ V,} \\ \text{f} = 0, \text{ inputs static} \end{array}$	10-ns cycle, 100 MHz	-	45	mA

#### Notes

Document Number: 38-05521 Rev. \*I

Overshoot: V<sub>IH(AC)</sub> < V<sub>DD</sub> + 1.5 V (pulse width less than t<sub>CYC</sub>/2), undershoot: V<sub>IL(AC)</sub> > -2 V (Pulse width less than t<sub>CYC</sub>/2).
 T<sub>Power-up</sub>: Assumes a linear ramp from 0 V to V<sub>DD(min)</sub> within 200 ms. During this time V<sub>IH</sub> < V<sub>DD</sub> and V<sub>DDQ</sub> ≤ V<sub>DD</sub>.



## Capacitance


Parameter [10]	Description	Test Conditions	100-pin TQFP Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 3.3 \text{ V}$	5	pF
C <sub>I/O</sub>	Input/Output capacitance		5	pF

### **Thermal Resistance**

Parameter [10]	Description	Test Conditions	100-pin TQFP Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	30.32	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	EIA/JESD51.	6.85	°C/W

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



#### Note

<sup>10.</sup> Tested initially and after any design or process change that may affect these parameters.



## **Switching Characteristics**

Over the Operating Range

Parameter [11, 12]	Description	-1	-100		
Parameter [117, 12]	Description	Min	Max	Unit	
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[13]</sup>	1	_	ms	
Clock		<u> </u>			
t <sub>CYC</sub>	Clock cycle time	10	_	ns	
t <sub>CH</sub>	Clock HIGH	4.0	_	ns	
t <sub>CL</sub>	Clock LOW	4.0	_	ns	
Output Times		<u> </u>			
t <sub>CDV</sub>	Data output valid after CLK rise	_	8.0	ns	
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	_	ns	
t <sub>CLZ</sub>	Clock to low Z [14, 15, 16]	0	_	ns	
t <sub>CHZ</sub>	Clock to high Z [14, 15, 16]	-	3.5	ns	
t <sub>OEV</sub>	OE LOW to output valid	-	3.5	ns	
t <sub>OELZ</sub>	OE LOW to output low Z [14, 15, 16]	0	_	ns	
t <sub>OEHZ</sub>	OE HIGH to output high Z [14, 15, 16]	_	3.5	ns	
Setup Times		-			
t <sub>AS</sub>	Address set-up before CLK rise	2.0	_	ns	
t <sub>ADS</sub>	ADSP, ADSC set-up before CLK rise	2.0	_	ns	
t <sub>ADVS</sub>	ADV set-up before CLK rise	2.0	_	ns	
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> set-up before CLK rise	2.0	_	ns	
t <sub>DS</sub>	Data input set-up before CLK rise	1.5	_	ns	
t <sub>CES</sub>	Chip enable set-up	2.0	_	ns	
Hold Times		•	•		
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	ns	
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	_	ns	
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.5	_	ns	
t <sub>ADVH</sub>	ADV hold after CLK rise	0.5	_	ns	
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	ns	
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	_	ns	

Document Number: 38-05521 Rev. \*I

<sup>11.</sup> Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

12. Test conditions shown in (a) of Figure 2 on page 10 unless otherwise noted.

13. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.


<sup>14.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 2 on page 10. Transition is measured ±200 mV from steady-state voltage. 15. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>OLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

<sup>16.</sup> This parameter is sampled and not 100% tested.



## **Timing Diagrams**

Figure 3. Read Cycle Timing [17]



Note 17. On this diagram, when  $\overline{\text{CE}}$  is LOW:  $\overline{\text{CE}}_1$  is LOW,  $\text{CE}_2$  is HIGH and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH:  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.



## Timing Diagrams (continued)

Figure 4. Write Cycle Timing [18, 19]  $t_{CYC}$ t<sub>CL</sub> CH tADH  $t_{ADS}$ ADSC extends burst t<sub>ADS</sub> t<sub>ADH</sub> tads | tadh ADSC tas I tah ADDRESS /// Byte write signals are ignored for first cycle when ADSP initiates burst twes twen BW[A:D] t WEH t<sub>CES</sub> | t<sub>CEH</sub> t<sub>ADVS</sub> t<sub>ADVH</sub> ADV suspends burst OE t<sub>DS</sub> t<sub>DH</sub> (X) D(A2 + 2) D(A2 + 3) Data in (D) High-Z D(A1) t<sub>OEHZ</sub> Data Out (Q) BURST READ BURST WRITE Extended BURST WRITE ← Single WRITE DON'T CARE WUNDEFINED

#### Notes

<sup>18.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 19. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_{[A:D]}$  LOW.



## Timing Diagrams (continued)


Figure 5. Read/Write Timing  $^{[20,\ 21,\ 22]}$ t<sub>CYC</sub> tads tadh ADSP **ADDRESS**  $^{\rm t}$ \_WESI  $^{\rm t}$ WEH  $\overline{BWE}$ ,  $\overline{BW}$ [A:D] t<sub>CES</sub> i t<sub>CEH</sub> CE OE  $t_{\text{DS}}\stackrel{\cdot}{i}t_{\text{DH}}$ +→|<sup>†</sup>OELZ D(A6) High-Z D(A3) Data In (D) OEHZ t<sub>CDV</sub> Data Out (Q) Q(A4+1) Q(A4+2) Q(A4+3) Q(A1) Q(A2) Q(A4) BURST READ Back-to-Back Back-to-Back READs - Single WRITE WRITES DON'T CARE WUNDEFINED

<sup>20.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 21. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ . 22.  $\overline{GW}$  is HIGH.



## Timing Diagrams (continued)

Figure 6. ZZ Mode Timing  $^{\left[23,\ 24\right]}$ 



<sup>23.</sup> Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 24. DQs are in high Z when exiting ZZ sleep mode.



## **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
100	CY7C1338G-100AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial


#### **Ordering Code Definitions**





## **Package Diagrams**

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 \*D



## Acronyms

Acronym	Description	
CE	chip enable	
CMOS	complementary metal oxide semiconductor	
EIA	electronic industries alliance	
I/O	input/output	
JEDEC	joint electron devices engineering council	
OE	output enable	
SRAM	static random access memory	
TQFP	thin quad flat pack	
TTL	transistor-transistor logic	

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mm	millimeter			
ms	nillisecond			
mV	millivolt			
nm	nanometer			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.			ocument Number: 38-05521				
	ECN No.	Issue Date	Orig. of Change	Description of Change			
**	224369	See ECN	RKF	New data sheet.			
*A	278513	See ECN	VBL	Updated Features (Removed 66 MHz frequency related information). Updated Selection Guide (Removed 66 MHz frequency related information) Updated Electrical Characteristics (Removed 66 MHz frequency related information). Updated Switching Characteristics (Removed 66 MHz frequency related information). Updated Ordering Information (Updated part numbers (Added Pb-free BGA package), changed TQFP package to Pb-free TQFP package, added commer on the BGA Pb-free package availability below the table).			
*B	333626	See ECN	SYT	Updated Features (Removed 117 MHz frequency related information). Updated Selection Guide (Removed 117 MHz frequency related information Updated Pin Configurations (Modified Address Expansion balls in the pinouts for 100-pin TQFP and 119-ball BGA Packages as per JEDEC standards). Updated Pin Definitions. Updated Functional Overview (Updated ZZ Mode Electrical Characteristics (Replaced 'Snooze' with 'Sleep')). Updated Truth Table (Replaced 'Snooze' with 'Sleep'). Updated Electrical Characteristics (Updated test conditions for $V_{OL}$ and $V_{OH}$ parameters, removed 117 MHz frequency related information). Updated Thermal Resistance (Replaced TBD's for $\Theta_{JA}$ and $\Theta_{JC}$ to their respective values). Updated Ordering Information (By shading and unshading MPNs as per availability, removed comment on the availability of BGA Pb-free package).			
*C	418633	See ECN	RXU	Changed status from Preliminary to Final. Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". Updated Electrical Characteristics (Removed $I_{OS}$ parameter and its details, updated Note 9 (Changed test condition from $V_{IH}\!\leq\!V_{DD}$ to $V_{IH}\!<\!V_{DD}$ ), changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE"). Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Updated Package Diagrams.			
*D	480368	See ECN	VKN	Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on V <sub>DDQ</sub> Relative to GND). Updated Ordering Information (Updated part numbers).			
*E	2896584	03/20/2010	NJY	Updated Ordering Information (Removed obsolete part numbers). Updated Package Diagrams.			
*F	3036754	09/23/2010	NJY	Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template.			
*G	3365114	09/07/2011	PRIT	Updated Package Diagrams.			



# **Document History Page** (continued)

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*H	3589101	05/10/2012	NJY / PRIT	Updated Features (Removed 133 MHz frequency related information, removed 119-ball BGA package related information).  Updated Functional Description (Removed the Note "For best-practices recommendations, please refer to the Cypress application note <i>System Design Guidelines</i> on www.cypress.com." and its reference, removed 133 MHz frequency related information).  Updated Selection Guide (Removed 133 MHz frequency related information) updated Pin Configurations (Removed 119-ball BGA package related information).  Updated Functional Overview (Removed 133 MHz frequency related information).  Updated Operating Range (Removed Industrial Temperature Range).  Updated Electrical Characteristics (Removed 133 MHz frequency related information).  Updated Capacitance (Removed 119-ball BGA package related information).  Updated Thermal Resistance (Removed 119-ball BGA package related information).  Updated Switching Characteristics (Removed 133 MHz frequency related information).  Updated Package Diagrams (Removed 119-ball BGA package related information).
*	3751125	09/21/2012	PRIT	No technical updates. Completing sunset review.



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.