

CML Semiconductor Products PRODUCT INFORMATION FX203 Selcall Tone Codec with


Microprocessor Interface

Features/Applications

- Single-Chip Selcall Codec
- CCIR, EEA or ZVEI/SZVEI Versions
- On-Chip General Purpose Timer Separate General Purpose 4-bit Input/2-bit Output Port

Publication D/203/3 November 1998 Provisional Issue

- Mobile or Handheld Selcall
- 4-bit Microprocessor I/O Data Port
- Powersave Facility
  - Uses Low-Cost 4MHz Xtal
- Low-Power 5V CMOS Process



# Brief Description

The FX203 is a single-chip 'N' tone Selective Call encoder-decoder peripheral intended for use with a host microprocessor. The device is available in 3 toneset formats, CCIR, EEA or ZVEI/SZVEI.

A 4-bit data I/O bus, 2-bit address,  $\overline{CS}$ , R/W and  $\overline{IRQ}$  lines are provided for connection to the microprocessor.

Separate general purpose 4-bit input and 2-bit output ports are available to allow external circuitry access to the microprocessor via this device. Functions such as 'PTT,' 'Rx Squelch,' 'Alert Bleeps' and 'Lamp Drivers' could operate through this facility.


An on-chip general purpose timer is provided

for such functions as Rx and Tx tone period timing. Time periods of between 1 Oms and 140ms in 1 Oms steps may be programmed via the microprocessor interface. The FX203 reference oscillator utilizes a lowcost 4.0 MHz Xtal or externally derived clock. The divide by 4 (1 .0 MHz) output may be used to drive the clock circuitry of other devices such as the FX365 CTCSS Encoder/ Decoder, FXO04 Voice Band Inverter, or the FX214 VSB Audio Scrambler. The FX203 requires a single 5-volt supply and utilizes 'chip enable'/'powersave' facilities for reduced current consumption in the Standby mode.

# Pin Number Function

	Quer									
DIL FX203*J	Quad FX203*LG	* C, E, Z tonesets								
	FX203*LS									
1	1	$V_{pp}$ : Positive supply rail. A single +5-volt power supply is required.								
2	2	<b>Audio Output :</b> The received audio output, selected by the Audio Output Enable bit, $D_1$ , in the Instruction Register. This output could be the result of a squelch function.								
3	3	<b>Audio Input :</b> The audio input to the Tone Decoder and audio output switching. The composite (voice and tone) received audio requires to be coupled to this pin via capacitor $C_3$ . See Figures 1 and 2.								
4	4	/ <sub>ss</sub> : Negative supply rail (GND).								
5	5	<b>Xtal/Clock :</b> The input to the clock oscillator inverter. A 4.0 MHz Xtal or externally derived clock should be connected here. See Figure 2.								
6	6	Xtal : The output of the 4.0 MHz clock oscillator. See Figure 2.								
7	7	<b>Clock</b> + 4 : A 1.0 MHz ( $X_1$ + 4) clock is available at this output for external use. Note the output impedance and source current limits.								
8	8	$\overline{\text{CS}}$ : The chip select input. A logic '0' on this pin will select the FX203. See Figure 3, Timing diagram.								
9	9	IRQ : The Interrupt logic output. An active interrupt is set as a logic '0'. This pin can be wire OR'd to external circuitry. An external pullup resistor may be required on this output.         Conditions that cause Interrupt Requests are: <ul> <li>(1) Rx Ready (tone decoded)</li> <li>(2) Timer Cycle expired</li> <li>(3) Input Port data change</li> <li>(3) Input Port data change</li> </ul>								
10 11	10 11	$ \begin{array}{c} \textbf{A}_{o}: & \text{Register address pins. These inputs, with the R/W input, select the internal register to be addressed via the CPU Interface (D_{o} - D_{a}) using the logic states as detailed below. Register information is detailed on pages 4 and 5. \\ \hline \hline \begin{matrix} \textbf{R/W} & \textbf{A}_{a} & \textbf{A}_{b} & \textbf{Register} \\ 0 & 0 & 0 & \text{Tone Encode} \\ \hline \textbf{Write} & 0 & 0 & 1 & \text{Instruction} \\ 0 & 1 & 0 & \text{Timer} \\ \hline 1 & 0 & 0 & \text{Tone Decode} \\ \hline \end{array} $								
		Read 1 0 1 Status								
12 13 14 15	12 13 14 15	$\begin{array}{c c} 1 & 1 & 0 & \text{Input Port} \\ \hline D_0: \\ D_1: & \text{The 4-bit microprocessor interface for communication with the internal} \\ D_2: & \text{registers as directed by the } A_0, A_1 \text{ and } R/W \text{ inputs.} \\ \hline D_3: & \end{array}$								
16	16	$\mathbf{R}/\overline{\mathbf{W}}$ : The Read/Write logic input, which with the $A_0$ and $A_1$ address inputs determine the Microprocessor/ Register communication. Read = logic'1', Write = logic '0'.								
17	17	<b>Tx Tone Output :</b> The transmitted tone output of the Tone Encoder. Tone 'F' (Notone) will cause this output to go to $V_{BIAS}$ . When not enabled this output is high impedance.								
18	18	$V_{BIAS}$ : The output of the on-chip bias circuitry, held at $V_{DD}/2$ . When the Encoder is not enabled this pin will be at $V_{ss}$ . This pin requires to be decoupled to $V_{ss}$ with a capacitor, $C_4$ .								
19 20	19 20	$O/P_0$ : The 2-bit logic output port whose state is controlled by the Instruction $O/P_1$ : Register ( $D_2$ , $D_3$ ).								
21 22 23 24	21 22 23 24	$I/P_0$ : $I/P_1^0$ : The 4-bit logic input port. See page 5. $I/P_2^0$ : These pins each have an internal 1M $\Omega$ pullup resistor. $I/P_3^0$ :								

## **External Components**



# **General and Operational Notes**

#### **Power-up Arrangements**

It is recommended that the following sequence be employed to set all internal registers to a start-up state upon power-up.

Write – Hex. '0' to Timer Register for a period greater than Power-Up Reset Time (TS). The following actions clear the Status Register

and reset all interrupts.

- Read Status Register.
- Read Tone Decode Register.
- Read Input Port Register.
- Write To Output Port as required. The data in the Decoder Register is not valid until after the first active Decoder interrupt has been received.

#### Operation

Operation of the FX203 is Full Duplex.

The receive mode is achieved by writing any Timer setting except Hex. '0.'

The Tone Decode Register must be read before the expected arrival of the next tone, as register contents are overwritten.

Data written to the device via the CPU Interface is acted upon at the end of the Data Set-up Time  $(t_{DSW})$ , when the  $\overline{CS}$  input goes high (logic '1').

The Timer may be written to at any time. The Timer is reset when data is written to it. The new Timer period starts when the  $\overline{CS}$  input goes high (logic '1').

#### Layout

All external components (as recommended in Figure 2) should be kept close to the package.

Tracks should be kept short, particularly the Audio and  $V_{\text{BIAS}}$  inputs.

Xtal/clock and digital tracks should be kept well away from analogue circuitry. Analogue inputs and outputs should be screened wherever possible and the high level Tx Tone Output kept separate from other analogue inputs and outputs.

A "ground plane" connected to V<sub>ss</sub> will assist in eliminating external pick-up.

## **Internal Register States**

The following descriptions show the condition of each of the 6 registers used by the FX203 to communicate with both microprocessor and radio systems. Table 1 details the hexadecimal 4-bit data words used in these registers. Timing information for the CPU Interface is given in Figure 3.

Instruction Register		Wr	only	$\mathbf{R}/\overline{\mathbf{W}} = 0$ $\mathbf{A}_1 = 0$ $\mathbf{A}_0 = 1$	
Bit No	Logic	The Instruction Register	FX203		
D,	1	Tx Enable :	-	Enables the Transmitte	er circuitry.
-	0		_	Disables the Transmitte	er circuitry.
D,	1	Audio Output Enable :	_	Switches the Audio Inp	ut to the Audio Output.
•	0		_	Disables the Audio Out	tput switch (S1).
D <sub>2</sub>	1 or 0	Output Port O/P <sub>o</sub> :	-	The logic state of this li	ine.
$D_3$	1 or 0	Output Port O/P, :	-	The logic state of this li	ine.

Tone Encode Register		Write	e Onl	у	$R/\overline{W} = 0$ $A_1 = 0$ $A_0 = 0$
	D	D,	D <sub>2</sub>	D <sub>3</sub>	
	LSB			MSB	
The 4-bit Hex. word written to this re	egister will p	roduce	the r	equired tone	(Table 1) at the TX Tone Output

	Read	l Oni	у	$\mathbf{R}/\overline{\mathbf{W}} = 1  \mathbf{A}_1 = 0  \mathbf{A}_0 = 0$
Do	D,	D <sub>2</sub>	D <sub>3</sub>	
LSB			MSB	
will indicate t	he free	quenc	y (Table 1) of	the received tone
	D <sub>o</sub> LSB	D <sub>o</sub> D <sub>i</sub> LSB	D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> LSB	0 1 2 3

Timer Register		Write Only					R/W = 0	$A_1 = 1$	A <sub>0</sub> =
		D <sub>0</sub>	D,	D <sub>2</sub>	D <sub>3</sub>				
		LSB			MSB				
The 4-bit Hex. word w	ritten to this regis		utomat	ically		timer and s	start a timing o	vcle as	shown
	Hex Code					tion/Tone I		7	
	0		_	Disab	le Receiv	ver Transm	itter and Time	ar	
	Re	set and s	tart to						
	1		-			10ms			
	2		-			20ms			
	3		-			30ms			
	4		-			40ms			
	5		-			50ms		1	
	6		-			60ms			
	7					70ms			
	8		-			80ms			
	9		-			90ms			
	A		-			100ms			
	B		-			110ms			
	C		-			120ms			
	D E					130ms			
					<u>.</u>	140ms			
	F				Disable	Timer opera	ition only		

Status Register		Read Only	$R/W = 1 A_1 = 0 A_0 = 1$
	The Status Re	egister indicates the source of any interr	rupt
Bit No	Condition	A logic '1' in the Status Register in The Interrupt line (IRQ) is a logic '0	
D <sub>o</sub>	latched the 4-l read before th	rrupt are <b>Set</b> when the Tone Decoder h bit Hex. word into the Tone Decode Reg e next tone is decoded or that informati errupt are <b>Cleared</b> by reading the Status Register.	gister. This register requires to be on will be overwritten.
D,	<b>Timer :</b> D <sub>1</sub> and an inte expired. D <sub>1</sub> an	rrupt are Set when the intervals program d the interrupt are Cleared after reading	mmed by the Timer Register have g the Status Register.
D <sub>2</sub>		errupt are Set when the data state at the errupt are Cleared by reading the State	
D3	This bit is una	llocated. Set at a logic '0.'	

Input Port		Read	l Onl	у	$R/\overline{W} = 1 A_1 = 1 A_0 = 0$
	Do	D,	D <sub>2</sub>	D <sub>3</sub>	
	LSB			MSB	
By reading this register the microp facility allows external systems to					

The FX203 caters for CCIR, EEA and ZVEI/Suppressed ZVEI sequential tone system frequencies in three tone sets, "C," "E" and "Z" respectively, as shown in Table 1. See the 'Specifications' pages for overall FX203 Tone performance characteristics.

Hex. Input/Output	D3	D <sub>2</sub>	D,	Do	'C' Tone Set f <sub>o</sub> (Hz)	'E' Tone Set f <sub>o</sub> (Hz)	'Z' Tone Set f <sub>o</sub> (Hz)
0	0	0	0	0	1981	1981	2400
1	Ō	ō	ō	1	1124	1124	1060
2	õ	ō	1	Ó	1197	1197	1160
3	ŏ	ŏ	1	1	1275	1275	1270
4	ō	1	Ó	Ó	1358	1358	1400
5	Ō	1	ō	1	1446	1446	1530
6	Ō	1	1	Ó	1540	1540	1670
7	Ó	1	1	1	1640	1640	1830
8	1	0	0	0	1747	1747	2000
9	1	0	0	1	1860	1860	2200
A	1	0	1	0	2400	1055	2800
В	1	0	1	1	930	930	810
С	1	1	0	0	2247	2247	970
D	1	1	0	1	991	991	885
E	1	1	1	0	2110	2110	2600
F	1	1	1	1	Notone	Notone	Notone

# Specification

# Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

	-0.3 to <b>7.0V</b>
= OV)	-0.3 to (V <sub>DD</sub> + 0.3V)
s)	+/- 30mA
,	+/- 20mA
a 25°C	800mW Max.
	10mW/°C
FX203J	-30°C to +85°C (ceramic)
FX203LG/LS	-30°C to +70°C (plastic)
FX203J	-55°C to +125°C (ceramic)
FX203LG/LS	-40°C to <b>+85°C</b> (plastic)
	s) <sub>IB</sub> 25°C <b>FX203J FX203LG/LS</b>


### **Operating Limits**

All device characteristics are measured under the following conditions unless otherwise specified:  $V_{00} = 5.0V$ ,  $T_{AMB} = 25^{\circ}C$ . Xtal/Clock  $f_0 = 4.0$  MHz. Audio level 0dB ref: = 775mV rms.

Characteristics	See Note	Min.	Typ.	Max.	Unit
Static Values Supply Voltage Supply Current -		4.5	5.0	5.5	V
Rx on, Tx and Timer Disabled Rx on, Tx Enabled, Timer Running	1		1.25 3.0		mA mA
Interface Levels CPU Data Port (D <sub>0</sub> – D <sub>3</sub> ) In/Out Logic '1'	8	3.5			V
Logic '0 Output Logic '1' Source Current Output Logic '0' Sink Current Three State Output Leakage Current	9 10	_		1.5 120 360 4.0	ν μΑ μΑ
Input Port (I/P <sub>0</sub> – I/P <sub>3</sub> ) & (R/W, A,,, A,,CS) Logic '1' Logic '0 Output Port (O/P <sub>0</sub> – O/P <sub>1</sub> ), (IRQ)	2	3.5 -		1.5	V V
Logic '1' Logic '0		4.0 _		1.0	V V
Impedances Input Port output Port Audio Input Audio Switch S1 'ON' Audio Switch S1 'OFF' Tx Tone Output (Enabled)	11 11 11 14	0.1	1.0 15.0 1.0 2.0 10.0 1.0	50.0 <b>5.0</b>	ΜΩ ΚΩ ΚΩ ΜΩ ΚΩ
Tx Tone Output (Disabled) <u>Clock</u> + 4 Output IRQ Output (Logic '1') IRQ Output (Logic '0')		1.0  _ _	10.0 3.0 25.0 150.0	10.0 100.0 500.0	ΜΩ kΩ kΩ Ω
Encoder Tone Output Level Tone Frequency Accuracy 'C Tone Frequency Accuracy 'E	1	-1.0 -4.0 -0.3	0 fo fo	+1.0 +4.0 +0.3	dB Hz %
Tone Frequency Accuracy <b>Z</b> Tone Output <b>Risetime</b> Total Harmonic Distortion	3	-0.3 —	<b>fo</b> 2.0	+0.3 5.5	% ms %

## Specification

Characteristics		See Note	Min.	Тур.	Max.	Unit
Decoder Signal Input Range		4	-26.0	-	+7.0	dB
Decode Bandwidth – Probability > 0.995 'C' Probability > 0.995 'E' Probability > 0.995 'Z Not Decode Bandwidth		5 5 5	±1.0 ±1.0 ±2.0			% % %
Not Decode Bandwidth – Probability < 0.03 'C Probability < 0.03 'E Probability < 0.03 'Z' Noise Response Rate 'C' Noise Response Rate 'E Noise Response Rate 'E		6 6 7,12 7,12 7,13		1.0 1.0 1.0	±3.0 ±3.0 ±4.5	% % Digits Digits Digits
Decode Response Time Notone to Tone Tone to Notone		5	20 33	25	ТР 58	ms ms
Timing – (Figure 3) Address Set Up Time <b>Read/Write</b> Set Up Iime Address Hold Time Read/Write Recovery Time Chip Select Access Time Output Hold Time (Read) Data Set Up Time (Write) Data Hold Time (Write) Power Up Reset Time	t <sub>AS</sub> <sup>t</sup> RWS <sup>t</sup> AH <sup>t</sup> RWR <sup>t</sup> ACS <sup>t</sup> OHR <sup>t</sup> DSW <sup>t</sup> DHW TS		50 50 0 0 150 20 3.0		250 100	ns ns ns ns ns ns ns ms ms




Notes 1.


- No Tx Tone load. Sink/Source currents \$0.1 mA. 2.
- To 90% of nominal output, (from 'F tone' to 'not-F tone'). 3.
- 4. Sine or Square, a.c. coupled input.
- 5.
- With minimum tone period (Tp) for the tone set, S/N ratio 0dB. Under all conditions of input amplitude and S/N ratio, with maximum Tp specified for the tone set. 6.
- 7. Gaussian Noise Input 6kHz band limited with a maximum input level corresponding to I-digit code falsing rate. (random to random single characters).
- 6. With each data line loaded as: C = 50pf and  $R = 10k\Omega$ .
- 9.  $V_{OUT} = 4.6V$
- 10.
- $V_{out}^{out} = 0.4V$ External connections on the Audio Output may alter these values. 11.
- Single digit response in a 40.0-hour period. 12.
- 13. Single digit response in a 1 .O-hour period.
- An emiter follower output with an internal  $10k\Omega$  pulldown resistor. 14.

# **Package Outline**

The FX203J, the cerdip package is shown in Figure 4. The 'LG' version is shown in Figure 5 and the 'LS' version in Figure 6.

To allow complete identification, the 'LG' and 'LS' packages have an indent spot adjacent to pin 1 and a chamfered corner between pins 3 and 4. Pins number anti-clockwise when viewed from the top (indent side).





# **Ordering Information**

\* Insert the required system toneset CCIR **FFA** ZVEI/SZVEI \* (C) (E) (Z) FX203(\*)J - Figure 4 24-pin cerdip DIL FX203(\*)LG - Figure 5 24-pin quad plastic encapsulated bent and cropped FX203(\*)LS - Figure 6 24-lead plastic leaded chip carrier

# **Handling Precautions**

The FX203 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.







Fig. 6 FX203\*LS 24-pin Package



CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.