

## Enhanced A/D Type 8-Bit OTP MCU

# HT46R016/HT46R017

Revision: V.1.00 Date: July 16, 2012

www.holtek.com



## **Table of Contents**

Features CPU Features Peripheral Features	5
General Description	6
Selection Table	6
Block Diagram	6
Pin Assignment	6
Pin Description	7
Absolute Maximum Ratings	9
D.C.Characteristics	9
A.C. Characteristics	10
ADC Characteristics	10
LVR Characteristics	11
Power-on Reset Characteristics	11
System Architecture	
Clocking and Pipelining	
Program Counter – PC	13
Stack	13
Arithmetic and Logic Unit – ALU	14
Progam Memory	15
Structure	
Special Vectors	
Data Memory	
Special Purpose Data Memory	
Special Function Provision	20
Indirect Addressing Registers – IAR0, IAR1	<b>20</b>
Memory Pointers – MP0. MP1	
Accumulator – ACC	21
Program Counter Low Register – PCL	21
Status Register – STATUS	21
Input/Output Ports and Control Registers	23
System Control Registers – CTRL0, CTRL1	23
Wake-up Function Register – PAWK	24
Pull-high Registers – PAPU, PBPU	24



Oscillator	
System Oscillator Overview	25
System Clock Configurations	25
External Crystal/Resonator Oscillator – HXT	25
Internal RC Oscillator – HIRC	
Internal Low Speed Oscillator – LIRC	
Power Down Mode and Wake-up	27
Entering the Power Down Mode	27
Standby Current Considerations	27
Wake-up	
Watchdog Timer	29
Watchdog Timer Clock Source	29
Watchdog Timer Control Register	29
Watchdog Timer Operation	30
Reset and Initialisation	32
Reset Functions	32
Reset Initial Conditions	35
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
Pin-shared Functions	
I/O Pin Structures	
Programming Considerations	40
Timer/Event Counter	
Configuring the Timer/Event Counter Input Clock Source	41
Timer Registers – TMR0, TMR1	
Timer Control Registers – TMR0C, TMR1C	
Timer Mode	44
Event Counter Mode	44
Pulse Width Capture Mode	45
Prescaler	
PFD Function	
I/O Interfacing	
Programming Considerations	
Timer Program Example	
Time Base	50
Pulse Width Modulator	50
PWM Operation	
6+2 PWM Mode	51
7+1 PWM Mode	
PWM Output Control	
PWM Programming Example	53



Analog to Digital Converter	53
A/D Overview	
A/D Converter Data Registers – ADRL, ADRH	
A/D Converter Control Registers – ADCR0, ADCR1, ACER	
A/D Operation	57
A/D Input Pins	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Transfer Function	
A/D Programming Example	61
Interrupts	63
Interrupt Registers	63
Interrupt Operation	65
Interrupt Priority	
External Interrupt	
A/D Converter Interrupt	
Timer/Event Counter Interrupt	
Time Base Interrupts	
Interrupt Wake-up Function	
Programming Considerations	70
Configuration Ontions	70
Configuration Options	
Application Circuits	
Application Circuits	
Application Options Application Circuits Instruction Set Introduction	<b>70</b> <b>70</b> <b>71</b> 
Application Options Instruction Set Introduction	<b>70</b> <b>70</b> <b>71</b> 71 71
Application Options Instruction Set Introduction Moving and Transferring Data	<b>70</b> <b>70</b> <b>71</b> 71 71 71 71
Application Options Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations	70 70 71 71 71 71 71 71
Application Options Application Circuits Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operations	<b>70</b> <b>70</b> <b>71</b> 71 71 71 71 71 71 71
Application Options Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operations Branches and Control Transfer	70 70 71 71 71 71 71 71 71 72 72
Configuration Options.         Application Circuits.         Instruction Set.         Introduction         Instruction Timing.         Moving and Transferring Data.         Arithmetic Operations.         Logical and Rotate Operations.         Branches and Control Transfer         Bit Operations	70 70 71 71 71 71 71 71 71 72 72 72
Configuration Options.         Application Circuits         Instruction Set.         Introduction         Instruction Timing.         Moving and Transferring Data.         Arithmetic Operations.         Logical and Rotate Operations.         Branches and Control Transfer         Bit Operations         Table Read Operations	70 70 71 71 71 71 71 71 71 72 72 72 72
Configuration Options         Application Circuits         Instruction Set         Introduction         Instruction Timing         Moving and Transferring Data         Arithmetic Operations         Logical and Rotate Operations         Branches and Control Transfer         Bit Operations         Table Read Operations         Other Operations	70 70 71 71 71 71 71 71 71 72 72 72 72 72 72
Configuration Options         Application Circuits         Instruction Set         Introduction         Instruction Timing         Moving and Transferring Data         Arithmetic Operations         Logical and Rotate Operations         Branches and Control Transfer         Bit Operations         Table Read Operations         Other Operations         Instruction Set Summary	70 70 71 71 71 71 71 71 71 72 72 72 72 72 72 72 72 72
Configuration Options         Application Circuits         Instruction Set         Introduction         Instruction Timing         Moving and Transferring Data         Arithmetic Operations         Logical and Rotate Operations         Branches and Control Transfer         Bit Operations         Table Read Operations         Other Operations         Instruction Set Summary         Table Conventions	70 70 71 71 71 71 71 71 71 72 72 72 72 72 72 72 72 72 72 72 72
Configuration Options.         Application Circuits.         Instruction Set.         Introduction         Instruction Timing.         Moving and Transferring Data.         Arithmetic Operations.         Logical and Rotate Operations.         Branches and Control Transfer         Bit Operations.         Table Read Operations.         Other Operations.         Instruction Set Summary.         Table Conventions.	70 70 71 71 71 71 71 71 71 72 72 72 72 72 72 72 72 72 72 72 72 72
Application Options         Application Circuits         Instruction Set         Introduction         Instruction Timing         Moving and Transferring Data         Arithmetic Operations         Logical and Rotate Operations         Branches and Control Transfer         Bit Operations         Table Read Operations         Other Operations         Instruction Set Summary         Table Conventions         Instruction Definition         Package Information	70 70 71 71 71 71 71 71 71 72 72 72 72 72 72 72 72 72 72 72 72 72
Application Options         Application Circuits         Instruction Set         Introduction         Instruction Timing         Moving and Transferring Data         Arithmetic Operations         Logical and Rotate Operations         Branches and Control Transfer         Bit Operations         Table Read Operations         Other Operations         Other Operations         Instruction Set Summary         Table Conventions         Instruction Definition         Package Information         16-pin DIP (300mil) Outline Dimensions	70 70 71 71 71 71 71 71 72 72 72 72 72 72 72 72 72 72 72 72 72
Application Options         Application Circuits         Instruction Set         Introduction         Instruction Timing         Moving and Transferring Data         Arithmetic Operations         Logical and Rotate Operations         Branches and Control Transfer         Bit Operations         Table Read Operations         Other Operations         Other Operations         Instruction Set Summary         Table Conventions         Instruction Definition         Package Information         16-pin DIP (300mil) Outline Dimensions         16-pin NSOP (150mil) Outline Dimensions	70 70 71 71 71 71 71 71 72 72 72 72 72 72 72 72 72 72 72 72 72
Configuration Options         Application Circuits         Instruction Set         Introduction         Instruction Timing         Moving and Transferring Data         Arithmetic Operations         Logical and Rotate Operations         Branches and Control Transfer         Bit Operations         Table Read Operations         Other Operations         Instruction Set Summary         Table Conventions         Instruction Definition         Package Information         16-pin DIP (300mil) Outline Dimensions         16-pin NSOP (150mil) Outline Dimensions         Reel Dimensions	70 70 71 71 71 71 71 71 72 72 72 72 72 72 72 72 72 72 72 72 72



## Features

#### **CPU Features**

- Operating voltage:
  - ◆ f<sub>SYS</sub>=4MHz: 2.2V~5.5V
  - ◆ f<sub>SYS</sub>=8MHz: 3.3V~5.5V
  - ♦ f<sub>SYS</sub>=12MHz: 4.5V~5.5V
- Up to 0.33  $\mu s$  instruction cycle with 12MHz system clock at V\_{DD}=5V
- Oscillator types:
  - External high frequency crystal -- HXT
  - ♦ Internal RC -- HIRC
- Power down modes and wake-up function
- Fully integrated internal 4MHz, 8MHz and 12MHz oscillator requires no external components
- LIRC oscillator function for watchdog timer
- All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- Up to 4-level stack
- Bit manipulation instruction

#### **Peripheral Features**

- Up to 2048×16 program memory
- Up to 96×8 data memory
- Up to 14 bidirectional I/O lines
- Up to 4 channel 12-bit ADC
- 1 channel 8-bit PWM
- Low voltage reset function
- Watchdog timer function
- External interrupt input shared with an I/O line
- Up to two 8-bit programmable Timer/Event Counter with overflow interrupt and prescaler
- Time-Base functions
- Programmable Frequency Divider PFD
- Package Types: 16 DIP/NSOP



## **General Description**

The Enhanced A/D MCUs are a series of 8-bit high performance, RISC architecture microcontrollers specifically designed for a wide range of applications. The usual Holtek microcontroller features of low power consumption, I/O flexibility, timer functions, oscillator options, power down and wake-up functions, watchdog timer and low voltage reset, combine to provide devices with a huge range of functional options while still maintaining a high level of cost effectiveness. The fully integrated system oscillator HIRC, which requires no external components and which has three frequency selections, opens up a huge range of new application possibilities for these devices, some of which may include industrial control, consumer products, household appliances subsystem controllers, etc.

## **Selection Table**

Part No.	ROM	RAM	I/O	8-bit Timer	Time Base	HIRC (MHz)	A/D	PWM	PFD	Stack	Package
HT46R016	1K×16	64×8	14	1	1	4/8/12	12-bit×4	8-bit×1	$\checkmark$	2	16DIP/NSOP
HT46R017	2K×16	96×8	14	2	1	4/8/12	12-bit×4	8-bit×1	$\checkmark$	4	16DIP/NSOP

## Block Diagram



## **Pin Assignment**





## **Pin Description**

#### HT46R016

Pin Name	Function	OPT	I/T	O/T	Description
PA0/PFD	PA0	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PFD	CTRL0	_	CMOS	PFD output
PA1/PFD	PA1	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PFD	CTRL0	—	CMOS	PFD Complementary Output
PA2/TC0	PA2	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	TC0	TMR0C	ST	—	External Timer 0 clock input
PA3/INT	PA3	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT	CTRL0	ST	_	External interrupt input
PA4/PWM	PA4	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PWM	CTRL0	_	CMOS	PWM output
PA5/OSC2	PA5	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	OSC2	CO	—	HXT	Oscillator pin
PA6/OSC1	PA6	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	OSC1	CO	HXT	—	Oscillator pin
PA7	PA7	PAWK	ST	NMOS	General purpose I/O. Register enabled wake-up
	PB0	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
VREF	AN0	ADCR0	AN	—	A/D channel 0
	VREF	ADCR1	AN	—	A/D reference input
PB1/AN1~	PBn	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB3/AN3	ANn	ADCR0	AN	_	A/D channel n
PB4~PB5	PBn	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
VDD	VDD	—	PWR	—	Power supply
VSS	VSS	_	PWR		Ground



HT46F	R017				
Pin Name	Function	ОРТ	I/T	O/T	Description
PA0/PFD	PA0	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PFD	CTRL0	_	CMOS	PFD output
PA1/PFD	PA1	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PFD         CTRL0         CMOS         PFD Complementary Output		PFD Complementary Output		
PA2/TC0	PA2	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	TC0	TMR0C	ST	—	External Timer 0 clock input
PA3/INT	PA3	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	INT	CTRL0	ST	—	External interrupt input
PA4/PWM/TC1	PA4	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	PWM	CTRL0	—	CMOS	PWM output
	TC1	TMR1C	ST	—	External Timer 1 clock input
PA5/OSC2	PA5	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	OSC2	CO	—	HXT	Oscillator pin
PA6/OSC1	PA6	PAPU PAWK	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	OSC1	CO	HXT	—	Oscillator pin
PA7	PA7	PAWK	ST	NMOS	General purpose I/O. Register enabled wake-up
	PB0	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
VREE	AN0	ADCR0	AN	—	A/D channel 0
	VREF	ADCR1	AN	—	A/D reference input
PB1/AN1~	PBn	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
PB3/AN3	ANn	ADCR0	AN	—	A/D channel n
PB4~PB5	PBn	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up
VDD	VDD	—	PWR	_	Power supply
VSS	VSS	_	PWR	—	Ground

#### Note: I/T: Input type;

O/T: Output type OPT: Optional by configuration option (CO) or register option

PWR: Power;

CO: Configuration option

CMOS: CMOS output; ST: Schmitt Trigger input;

AN: Analog input

HXT: High frequency crystal oscillator



## **Absolute Maximum Ratings**

Supply Voltage	$V_{SS}=0.3V$ to $V_{SS}=6.0V$
Input Voltage	$V_{SS}$ =0.3V to $V_{DD}$ +0.3V
Storage Temperature	50°C to 125°C
Operating Temperature	-40°C to 85°C
I <sub>OH</sub> Total	100mA
I <sub>OL</sub> Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

## **D.C.Characteristics**

Ta=25°									
Symbol	Devemeter		Test Conditions	Min	Turn	Max	l lmit		
Symbol	Parameter	VDD	Conditions		тур.	wax.	Unit		
			f <sub>sys</sub> =4MHz	2.2	_	5.5	V		
V <sub>DD</sub>	Operating Voltage	—	f <sub>SYS</sub> =8MHz	3.3	_	5.5	V		
			f <sub>SYS</sub> =12MHz	4.5	—	5.5	V		
Ipp1 Oper	Operating Current (HXT HIRC)	3V	No load, fsys=4MHz,		1	2	mA		
		5V	ADC disable		2.5	5	mA		
I <sub>DD2</sub>	Operating Current (HXT, HIRC)	5V	No load, f <sub>sys</sub> =8MHz, ADC disable	_	4	8	mA		
I <sub>DD3</sub>	Operating Current (HXT, HIRC)	5V	No load, fsys=12MHz, ADC disable		6	12	mA		
	Standby Current (LIRC on)	3V		_	_	5	μA		
ISTB1		5V	No load, system HALT	—		10	μA		
I	Standby Current (LIBC off)	3V	No load system HALT		—	1	μA		
ISTB2		5V	No load, system HALT	_	_	2	μA		
Viia	Input Low Voltage for PA, PB, TCn, INT	5V	_	0		1.5	V		
• IL I	(except PA7)	—	_	0		$0.2V_{\text{DD}}$	V		
VIH1	Input High Voltage for PA, PB, TCn,	5V	_	3.5	_	5	V		
	INT (except PA7)		_	$0.8V_{DD}$	_	V <sub>DD</sub>	V		
V <sub>IL2</sub>	Input Low Voltage (PA7)	—	—	0		$0.4V_{DD}$	V		
V <sub>IH2</sub>	Input High Voltage (PA7)	_	—	$0.9V_{DD}$		VDD	V		
	I/O Sink Current (PA PB)	3V		4	8		mA		
		5V		10	20		mA		
Юн1	I/O Source Current (PA.PB)	3V	Vон=0.9Vрр	-2	-4		mA		
		5V		-5	-10		mA		
I <sub>OL2</sub>	PA7 Sink Current	5V	Vol=0.1VDD	2	3		mA		
RPH	Pull-high Resistance (I/O)	3V	_	20	60	100	kΩ		
	Puli-high Resistance (1/O)	5V	—	10	30	50	kΩ		

Note: The standby current ( $I_{STB1}$ ~ $I_{STB2}$ ) are measured with all I/O pins in input mode and tied to VDD.



## A.C. Characteristics

						Ta	ı=25°C
Question	Demonster		Test Conditions	D.d.:	True	Max	11
Symbol	Parameter	V <sub>DD</sub>	Condition	win.	тур.	max.	Unit
			2.2~5.5V	32	_	4000	kHz
fsys	System clock	_	3.3~5.5V	32	_	8000	kHz
			4.5~5.5V	32	—	12000	kHz
		3.3V/5V	Ta=25°C	-2%	4/8	+2%	MHz
		5V	Ta=25°C	-2%	12	+2%	MHz
		3.3V/5V	Ta=0~70°C	-5%	4/8	+5%	MHz
		5V	Ta=0~70°C	-5%	12	+5%	MHz
	System clock (HIRC)	2.2V~3.6V	Ta=0~70°C	-8%	4	+8%	MHz
THIRC		3.3V~5.5V	Ta=0~70°C	-8%	4/8	+8%	MHz
		4.5V~5.5V	Ta=0~70°C	-8%	12	+8%	MHz
		2.2V~3.6V	Ta=-40°C~85°C	-12%	4	+12%	MHz
		3.3V~5.5V	Ta=-40°C~85°C	-12%	4/8	+12%	MHz
		4.5V~5.5V	Ta=-40°C~85°C	-12%	12	+12%	MHz
£	Sustan Clask (LIDC)	5V	_	28.8	32	35.2	kHz
TLIRC	System Clock (LIRC)	2.2V~5.5V	Ta=-40°C~85°C	16	32	51.2	kHz
	System start-up timer period		f <sub>sys</sub> =HXT	1024	_	_	
ISST	(wake-up from power down mode)	_	f <sub>sys</sub> =HIRC	2	_	_	ISYS
t <sub>TC</sub>	TCn input pin pulse width	_	_	0.3	_	_	μs
t <sub>INT</sub>	Interrupt input pin pulse width	_	_	10	—	_	μs
	System Reset Delay Time (Power on reset)	_	_	25	50	100	ms
IRSTD	System Reset Delay Time (Any reset except Power on reset)	_	_	8.3	16.7	33.3	ms

Note: 1. t<sub>SYS</sub>=1/f<sub>SYS</sub>

2. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1F decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.

## **ADC Characteristics**

						Т	ā=25°C
Symbol	Parameter	Te	est Conditions	Min	Tup	Max	Unit
Symbol		V <sub>DD</sub>	Conditions	IVIII.	тур.	wax.	Unit
	A/D Differential Nen linearity	3V	t. =0.5up	2		+2	ICD
DINL	A/D Differential Non-lifearity	5V	IAD=0.5µS	-2	_	+2	LOD
	ADC Integral Non-linearity	3V					
INL		5V	t <sub>AD</sub> =0.5µs	-4	-	+4	LSB
		5V					
	Additional Power Consumption if	3V		—	0.5	0.75	mA
IADC	A/D Converter is Used	5V	] —	—	1.0	1.5	mA
t <sub>AD</sub>	A/D Clock Period	2.7V~5.5V	—	0.5	_	10	μs
tadc	A/D Conversion Time <sup>(note)</sup>	2.7V~5.5V	12-bit ADC	—	16	_	t <sub>AD</sub>
t <sub>ON2ST</sub>	ADC on to ADC Start	2.7V~5.5V	—	2	_	_	μs
VREF	Input Reference Voltage Range	—	—	2.0	_	V <sub>DD</sub> +1	V

Note: ADC conversion time  $(t_{AD})=n$  (bits ADC) + 4 (sampling time), the conversion for each bit needs one ADC clock( $t_{AD}$ ).



## LVR Characteristics

Ta=25									
Symbol	Devenueter		Test Conditions	Min	Typ	Max	Unit		
Symbol	Falameter	$V_{\text{DD}}$	Conditions		Typ. Max	IVIAA.	Unit		
V <sub>LVR1</sub>			LVR Enable, 2.1V selected		2.1		V		
V <sub>LVR2</sub>	Low Voltage Reset Voltage		LVR Enable, 2.55V selected	-5%×	2.55	+5%×	V		
V <sub>LVR3</sub>		_	LVR Enable, 3.15V selected	Тур.	3.15	Тур.	V		
V <sub>LVR4</sub>			LVR Enable, 3.8V selected		3.8		V		
V <sub>BG</sub>	Bandgap Reference Voltage with Buffer	—	—	-3%	1.25	+3%	V		
1	Additional Bower Consumption	3V JV/D anablad			30	45	μA		
ILVR	Additional Power Consumption	5V			60	90	μA		
t <sub>BG</sub>	V <sub>BG</sub> Turn On Stable Time	—		200	_	_	μs		
t <sub>LVR</sub>	Low Voltage Width to Reset	—	_	120	240	480	μs		
<b>t</b> SRESET	Software Reset Width to Reset	_		45	90	120	μs		

## **Power-on Reset Characteristics**

							Ta=25°C
Symbol			Conditions		<b>T</b>	Max	11
	Farameter	$V_{DD}$	Conditions	win.	тур.	wax.	Unit
VPOR	$V_{\mbox{\scriptsize DD}}$ Start Voltage to Ensure Power-on Reset	—	_	_	_	100	mV
RR <sub>VDD</sub>	$V_{\mbox{\tiny DD}}$ Raising Rate to Ensure Power-on Reset	—	_	0.035	_	_	V/ms
<b>t</b> POR	Minimum Time for $V_{\text{DD}}$ Stays at $V_{\text{POR}}$ to Ensure Power-on Reset		_	1			ms





## System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility.

#### **Clocking and Pipelining**

The main system clock, derived from either a Crystal/Resonator or RC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two instruction cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to firstly obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



#### System Clocking and Pipelining





Instruction Fetching

#### Program Counter – PC

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. It must be noted that only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by user.

When executing instructions requiring jumping to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc, the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Dovice	Program Counter					
Device	Program Counter High Byte	PCL Register				
HT46R016	PC9, PC8					
HT46R017	PC10~PC8	PCL/~PCL0				

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited in the present page of memory, which have 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted.

The lower byte of the Program Counter is fully accessible under program control. Manipulating the PCL might cause program branching, so an extra cycle is needed to pre-fetch. Further information on the PCL register can be found in the Special Function Register section.

#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.





Device	Stack Levels
HT46R016	2
HT46R017	4

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

#### Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI.



## **Progam Memory**

The Program Memory is the location where the user code or program is stored. The device is supplied with One-Time Programmable, OTP, memory where users can program their application code into the device. By using the appropriate programming tools, OTP device offers users the flexibility to freely develop their applications which may be useful during debug or for products requiring frequent upgrades or program changes.

#### Structure

The Program Memory has a capacity of  $1k \times 16$  to  $2k \times 16$ . The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries information. Table data, which can be setup in any location within the Program Memory, is addressed by separate table pointer registers.

Device	Capacity
HT46R016	1k×16
HT46R017	2k×16



Program Memory Structure



#### **Special Vectors**

Within the Program Memory, certain locations are reserved for special usage such as reset and interrupts.

• Reset Vector

This vector is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

• External interrupt vector

This vector is used by the external interrupt. If the external interrupt pin on the device receives an edge transition, the program will jump to this location and begin execution if the external interrupt is enabled anthe stack is not full. The external interrupt active edg transition type, whether high to low, low to high or both is specified in the CTRL0 register.

• Timer/Event 0/1 counter interrupt vector

This internal vector is used by the Timer/Event Counters. If a Timer/Event Counter overflow occurs, the program will jump to its respective location and begin execution if the associated Timer/Event Counter interrupt is enabled and the stack is not full.

• Time base interrupt vector

This internal vector is used by the internal Time Base. If a Time Base overflow occurs, the program will jump to this location and begin execution if the Time Base counter interrupt is enabled and the stack is not full.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the current Program Memory page or last Program Memory page using the "TABRDC [m]" or "TABRDL [m]" instructions, respectively. When these instructions are executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The following diagram illustrates the addressing data flow of the look-up table:





Instruction	Table Location Bits										
instruction	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
TABRDC [m]	PC10	PC9	PC8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

## Table Location

Note: PC10~PC8: Current Program Counter bits

@7~@0: Table Pointer TBLP bits

For the HT46R016, the Table address location is 10 bits, i.e. from b9~b0. For the HT46R017, the Table address location is 11 bits, i.e. from b10~b0.

#### Table Read Program Example:

tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
:	
mov a,06h	; initialise table pointer - note that this address
	; is referenced
mov tblp, a	; to the last page or present page
:	
:	
tabrdl tempreg1	; transfers value in table referenced by table pointer
	; to tempreg1 data at prog.memory address "306H"
	; transferred to to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrdl tempreg2	; transfers value in table referenced by table pointer
	; to tempreg2 data at prog.memory address ``305H"
	; transferred to tempreg2 and TBLH in this example the
	; data ``1AH" is transferred to tempreg1 and data ``OFH"
	; to register tempreg2 the value "OOH" will be
	; transferred to the high byte register TBLH
:	
:	
org 300h	; sets initial address of last page
dc 00Ah, 00Bh, 00	Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:	
:	



## **Data Memory**

The Data Memory is a volatile area 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### Structure

Divided into two sections, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Device	Capacity
HT46R016	64×8
HT46R017	96×8

The two sections of Data Memory, the Special Purpose and General Purpose Data Memory are located at consecutive locations. All are implemented in RAM and are 8 bits wide but the length of each memory section is dictated by the type of microcontroller chosen. The start address of the Data Memory for all devices is the address "00H".

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user program for both read and write operations. By using the "SET [m].i" and "CLR [m].i" instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.



**Data Memory Structure** 

Note: Most of the Data Memory bits can be directly manipulated using the "SET [m].i" and "CLR [m].i" with the exception of a few dedicated bits. The Data Memory can also be accessed through the memory pointer registers.



#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

	HT46R016	6 HT46R017
00H	IAR0	IAR0
01H	MP0	MP0
02H	IAR1	IAR1
03H	MP1	MP1
04H		
05H	ACC	ACC
06H	PCL	PCL
07H	TBLP	TBLP
08H	TBLH	TBLH
09H	WDTC	WDTC
0AH	STATUS	STATUS
0BH	INTC0	INTC0
0CH	TMR0	TMR0
0DH	TMR0C	TMR0C
0EH		TMR1
OFH		TMR1C
10H	PA	PA
11H	PAC	PAC
12H	PAPU	PAPU
13H	PAWK	PAWK
14H	PBC	PB
15H	PBC	PBC
10H	PBPU	PBPU
1/П 10Ц		
1011 1011		CTRLO
	CIRLU	CIRLO
1CH		
1DH		
1EH	INTC1	INTC1
1FH	PWM	PWM
20H		ADRI
21H	ADRH	ADRH
22H	ADCR0	ADCR0
23H	ADCR1	ADCR1
24H	ACER	ACER
25H		
÷		
	$\bigcirc$	$\bigcirc$
	$\square$	
3DH	PFDCTRL	PFDCTRL
3EH	CTRL1	CTRL1
3FH	LVRC	LVRC

**Special Purpose Data Memory** 



## Special Function Register

To ensure successful operation of the microcontroller, certain internal registers are implemented in the Data Memory area. These registers ensure correct operation of internal functions such as timers, interrupts, etc., as well as external functions such as I/O data control. The location of these registers within the Data Memory begins at the address "00H". Any unused Data Memory locations between these special function registers and the point where the General Purpose Memory begins is reserved and attempting to read data from these locations will return a value of "00H".

#### Indirect Addressing Registers – IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointer, MP0 or MP1. Acting as a pair, IAR0 with MP0 and IAR1 with MP1 can together access data from the Data Memory. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

#### Memory Pointers – MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to indirectly address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### Indirect Addressing Program Example

data . section 'dat	a'	
adres1 db	?	
adres2 db	?	
adres3 db	?	
adres4 db	?	
block db	?	
code. section at 0	code	
org OOh		
start:		
mov a,04h	;	setup size of block
mov block,a		
mov a,offset adres1	;	Accumulator loaded with first RAM address
mov mp0,a	;	setup memory pointer with first RAM address
loop:		
clr IARO	;	clear the data at address defined by MPO
inc mp0	;	increment memory pointer
sdz block	;	check if last memory location has been cleared
jmp loop		
continue:		

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



#### Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however as the register is only 8-bit wide only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it. Note that bits 0-3 of the STATUS register are both readable and writeable bits.



#### **STATUS Register**

Bit	7	6	5	4	3	2	1	0			
Name	—	—	ТО	PDF	OV	Z	AC	С			
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W			
POR	—	—	0	0	х	х	х	х			
	"x" unknown										
Bit 7~6	Unimple	emented, re	ad as ''0''								
Bit 5	TO: Wa	tchdog Tim	e-Out flag								
	0: afte	r power up	or executin	g the "CLR	WDT" or	"HALT" in	struction				
	1: a wa	atchdog tim	e-out occur	rred							
Bit 4	PDF: Po	ower down	flag								
	0: after power up or executing the "CLR WDT" instruction										
	1: by executing the "HAL1" instruction										
Bit 3	<b>OV:</b> Ov	erflow flag									
	1: an o	operation re	sults in a ca	arry into the	highest-or	der bit but i	not a carry o	out of the			
	high	est-order b	it or vice ve	ersa	ingheor of		liot a tail j				
Bit 2	Z: Zero	flag									
	0: the result of an arithmetic or logical operation is not zero										
	1: the	result of an	arithmetic	or logical o	peration is	zero					
Bit 1	AC: Au	xiliary flag									
	0: no a	uxiliary ca	rry								
	1: an c	peration re	sults in a ca	arry out of t	he low nibb	oles in addi	tion, or no b	orrow			
	fron	n the high n	ibble into t	he low nibb	ole in subtra	iction					
Bit 0	C: Carry	/ flag									
	0. 10 C	peration re	sults in a ca	arry during	an addition	operation	or if a borro	wing does			
	not	take place of	luring a sub	traction op	eration	operation	51 11 @ 00110	wing does			
	C is also	affected b	y a rotate th	rough carry	instruction	n					



#### Input/Output Ports and Control Registers

Within the area of Special Function Registers, the port PA, PB, etc data I/O registers and their associated control register PAC, PBC, etc play a prominent role. These registers are mapped to specific addresses within the Data Memory as shown in the Data Memory table. The data I/O registers, are used to transfer the appropriate output or input data on the port. The control registers specifies which pins of the port are set as inputs and which are set as outputs. To setup a pin as an input, the corresponding bit of the control register must be set high, for an output it must be set low. During program initialisation, it is important to first setup the control registers to specify which pins are outputs and which are inputs before reading data from or writing data to the I/O ports. One flexible feature of these registers is the ability to change I/O pins from output to input and vice versa by manipulating specific bits of the I/O control registers during normal program operation is a useful feature of these devices.

#### System Control Registers – CTRL0, CTRL1

These registers are used to provide control over various internal functions. Some of these include the PFD control, PWM control, certain system clock options, external Interrupt edge trigger type, Watchdog Timer enable function, Time Base function division ratio.

#### CTRL0 Register

Bit	7	6	5	4	3	2	1	0
Name	INTEG1	INTEG0	TBSEL1	TBSEL0	—	—	PWMSEL	PWMC0
R/W	R/W	R/W	R/W	R/W	—	_	R/W	R/W
POR	1	0	0	0	—	—	0	0
Bit 7~6 Bit 5~4	Bit 7~6       INTEG1, INTEG0: External interrupt edge type         00: disable       01: rising edge trigger         10: falling edge trigger       11: dual edge trigger         Bit 5~4       TBSEL1, TBSEL0: Time base period selection							
	$\begin{array}{c} 00:\ 2^{10}/f_{TP} \\ 01:\ 2^{11}/f_{TP} \\ 10:\ 2^{12}/f_{TP} \\ 11:\ 2^{13}/f_{TP} \end{array}$							
Bit 3~2	Unimple	emented, re	ad as "0"					
Bit 1	Bit 1 <b>PWMSEL:</b> PWM type selection 0: (6+2) mode 1: (7+1) mode							
Bit 0	it 0 <b>PWMC0:</b> I/O or PWM selection 0: I/O function 1: PWM function							



#### **CTRL1 Register**

Bit	7	6	5	4	3	2	1	0		
Name	—	—	—	—	—	LVRF	LRF	WRF		
R/W	—	—	—	—	—	R/W	R/W	R/W		
POR	—	—	—	—	—	х	0	0		
	"x" unknown									
Bit 7~3	it 7~3 Unimplemented, read as "0"									
Bit 2	Bit 2 LVR function reset flag									
	0: Not occur									
	1: Occurred									
	This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This									
	bit can o	only be clea	ared to 0 by	the applic	ation progra	am.				
Bit 1	LRF: L	VR Contro	l register so	oftware rese	et flag					
	0: Not	t occur								
	1: Occurred									
	values '	This in effe	n nie Lv K	a software	reset funct	ion This hi	t can only h	e cleared to		
	0 by the	application	n program.	u sontware	reset runet	1011. 11115 01	t cun only c	c cicurca to		
Bit 0	WRF: V	WDT Contr	ol register	software re	set flag					
Bito	0: Not	t occur	0110810001	50101141010	see mag					
	1: Occ	curred								
	This bit	t is set to	l by the W	DT Contro	ol register	software re	set and cle	ared by the		
	applicat	tion progra	m. Note th	nat this bit	can only b	be cleared t	to 0 by the	application		
	program	1.								

#### Wake-up Function Register – PAWK

When the microcontroller enters the Sleep Mode, various methods exist to wake the device up and continue with normal operation. One method is to allow a falling edge on the I/O pins to have a wake-up function. This register is used to select which Port A I/O pins are used to have this wake-up function.

#### Pull-high Registers – PAPU, PBPU

The I/O pins, if configured as inputs, can have internal pull-high resistors connected, which eliminates the need for external pull-high resistors. This register selects which I/O pins are connected to internal pull-high resistors.



## Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

#### System Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base functions. External oscillators requiring some external components as well as a two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators.

Name	Freq.	Pins
HXT	400kHz~12MHz	OSC1/OSC2
HIRC	4, 8 or 12MHz	—
LIRC	32kHz	—
	Name HXT HIRC LIRC	NameFreq.HXT400kHz~12MHzHIRC4, 8 or 12MHzLIRC32kHz

#### **Oscillator Types**

#### System Clock Configurations

There are two system oscillators. These two system oscillators are the external crystal/ceramic oscillator – HXT, and the internal RC oscillator – HIRC. The low speed oscillator is the internal 32kHz (V<sub>DD</sub>=5V) oscillator – LIRC.

#### External Crystal/Resonator Oscillator – HXT

The simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation. However, for some crystals and most resonator types, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

Crystal Oscillator C1 and C2 Values							
Crystal Frequency C1 C2							
12MHz	8pF	10pF					
8MHz	8pF	10pF					
4MHz	8pF	10pF					
1MHz	100pF	100pF					
Nata: C1 and C2 values	and fan autidanaa ambu						

Note: C1 and C2 values are for guidance only.

**Crystal Recommended Capacitor Values** 



Note: 1. Rp is normally not required. C1 and C2 are required.2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

#### Crystal/Resonator Oscillator – HXT



#### Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of either 4MHz, 8MHz or 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of either 3V or 5V and at a temperature of 25 degrees, the fixed oscillation frequency of 4MHz, 8MHz or 12MHz will have a tolerance within 2%. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins PA5 and PA6 are free for use as normal I/O pins.



#### Internal Low Speed Oscillator – LIRC

The LIRC is a fully self-contained free running on-chip RC oscillator with a typical frequency of 32kHz at 5V requiring no external components. When the device enters the power down Mode, the system clock will stop running but the WDT oscillator continues to free-run and to keep the watchdog active.



## Power Down Mode and Wake-up

#### Entering the Power Down Mode

There is only one way for the device to enter the Power Down Mode and that is to execute the "HALT" instruction in the application program. When this instruction is executed, the following will occur:

- The system oscillator will stop running and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT function is enabled.
- The I/O ports will maintain their present condition.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

#### Standby Current Considerations

As the main reason for entering the Power Down Mode is to keep the current consumption of the MCU to as low a value as possible, perhaps only in the order of several micro-amps, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised.

Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected. Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs.

The Watchdog Timer will continue to run when in the Power Down Mode and thus will consume some power since the Watchdog Timer is enabled and the clock source is derived from the LIRC oscillator.



#### Wake-up

After the system enters the Power Down Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on PA0~PA7
- A system interrupt
- A WDT overflow

If the system is woken up by Power-on reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Pins PA0 to PA7 can be setup via the PAWK register to permit a negative transition on the pin to wake-up the system. When a PA0 to PA7 pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which wake-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the Power Down Mode, then any future interrupt requests will not generate a wake-up function of the related interrupt will be ignored.

No matter what the source of the wake-up event is, once a wake-up event occurs, there will be a time delay before normal program execution resumes. Consult the table for the related time.

Waka un Sourco	Oscillator Type				
wake-up Source	HIRC	НХТ			
Power-on/LVR Reset	t <sub>RSDT</sub> +t <sub>SST2</sub>	t <sub>RSDT</sub> +t <sub>SST2</sub>			
PA0~PA7 I/O port					
Interrupt	t <sub>sst1</sub>	t <sub>SST2</sub>			
WDT Overflow					

#### Wake-up Delay Time

Note: 1. t<sub>RSTD</sub> (reset delay time), t<sub>SYS</sub> (system clock)

- 2. t<sub>RSTD</sub> is power-on delay, typical time=50ms
- 3. t<sub>SST1</sub>=2t<sub>SYS</sub>
- 4. t<sub>SST2</sub>=1024t<sub>SYS</sub>



## Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

#### Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock,  $f_s$ , which is in turn supplied by the LIRC oscillator. The LIRC internal oscillator has an approximate period of 32 kHz at a supply voltage of 5V. However, it should be noted that this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2<sup>8</sup> to 2<sup>18</sup> to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

#### Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. This register together with the corresponding configuration option control the overall operation of the Watchdog Timer.

#### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

Other: Reset MCU

When these bits are changed by the environmental noise to reset the microcontroller, the reset operation will be activated after 2~3 LIRC clock cycles and the WRF bit in the CTRL1 register will be set to 1.

#### Bit 2~0 WS2~WS0: WDT Time-out period selection

 $\begin{array}{l} 000:\ 2^8/f_S\\ 001:\ 2^{10}/f_S\\ 010:\ 2^{12}/f_S\\ 011:\ 2^{14}/f_S\\ 100:\ 2^{15}/f_S\\ 101:\ 2^{16}/f_S\\ 110:\ 2^{17}/f_S\\ 111:\ 2^{18}/f_S \end{array}$ 

<sup>10101:</sup> Disabled

<sup>01010:</sup> Enabled



#### **CTRL1 Register**

Bit	7	6	5	4	3	2	1	0	
Name	—	—	—	—	—	LVRF	LRF	WRF	
R/W	_	—	—	—	—	R/W	R/W	R/W	
POR	_	X					0	0	
Rit 7~3	Unimpl	"x" unknown							
Bit 2	LVRF: Descr	LVRF: LVR function reset flag Describe elsewhere.							
Bit 1	LRF: L Descr	<b>LRF:</b> LVR Control register software reset flag Describe elsewhere.							
Bit 0	WRF: WDT Control register software reset flag 0: Not occur 1: Occurred								

This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

#### Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. With regard to the Watchdog Timer enable/disable function, there are also five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values by the environmental noise, except 01010B and 10101B, it will reset the device after 2~3 LIRC clock cycles. After power on these bits will have the value of 01010B.

WDT Configuration Option	WE4 ~ WE0 Bits	WDT Function
	10101B	Disable
Application Program Enabled	01010B	Enable
	Any other value	Reset MCU

Watchdog Timer Enable/Disable Control



Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the Power Down Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32 kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 second for the  $2^{18}$  division ratio, and a minimum timeout of 7.8ms for the  $2^{8}$  division ratio.





## **Reset and Initialisation**

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences.

Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, is implemented in situations where the power supply voltage falls below a certain threshold.

#### **Reset Functions**

There are four ways in which a microcontroller reset can occur, through events occurring both internally and externally:

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.

The microcontroller has an internal RC reset function, due to unstable power on conditions. This time delay created by the RC network ensures the state of the POR remains low for an extended period while the power supply stabilizes. During this time, normal operation of the microcontroller is inhibited. After the state of the POR reaches a certain voltage value, the reset delay time  $t_{POR}$  is invoked to provide an extra delay time after which the microcontroller can begin normal operation.



Power-On Reset Timing Chart



#### • Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. The LVR function is always enabled with a specific LVR voltage  $V_{LVR}$ . If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery, the LVR will automatically reset the device internally and the LVRF bit in the CTRL1 register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V \sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits have any other value, which may perhaps occur due to adverse environmental conditions such as noise, the LVR will reset the device after 2~3 LIRC clock cycles. When this happens, the LRF bit in the CTRL1 register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the power down mode.



Low Voltage Reset Timing Chart

LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	1	0	1	0	1	0	1

Bit 7~0 LVS7~LVS0: LVR voltage select

01010101: 2.1V

00110011: 2.55V

10011001: 3.15V

10101010: 3.55V

Any other values: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after  $2 \sim 3$  LIRC clock cycles. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined register values above, will also result in the generation of an MCU reset. The reset operation will be activated after 2~3 LIRC clock cycles. However in this situation the register contents will be reset to the POR value.



#### • CTRL1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	—	LVRF	LRF	WRF
R/W	—	—	—	—	—	R/W	R/W	R/W
POR	_	_	_	_	—	х	0	0
							">	(": unknown

Bit 7~3 Unimplemented, read as	"0"
--------------------------------	-----

Bit 2	<ul> <li>LVRF: LVR function reset flag</li> <li>0: Not occurred</li> <li>1: Occurred</li> <li>This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to 0 by the application program.</li> </ul>
Bit 1	<b>LRF:</b> LVR Control register software reset flag 0: Not occurred 1: Occurred
	This bit is set to 1 if the LVRC register contains any non defined LVR voltage register values. This in effect acts like a software reset function. This bit can only be cleared to 0 by the application program.
Bit 0	<b>WRF:</b> WDT Control register software reset flag Describe elsewhere.

• Watchdog Time-out Reset during Normal Operation The Watchdog time-out Reset during normal operation is the same as a hardware power-on reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

• Watchdog Time-out Reset during Power Down Mode

The Watchdog time-out Reset during Power Down Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during Power Down Mode Timing Chart

Note: The  $t_{SST}$  is 2 clock cycles for HIRC. The  $t_{SST}$  is 1024 clock cycles for HXT.



#### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the Power Down Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	LVR reset during NORMAL Mode operation
1	u	WDT time-out reset during NORMAL Mode operation
1	1	WDT time-out reset during Power down Mode operation

"u" unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET		
Program Counter	Reset to zero		
Interrupts	All interrupts will be disabled		
Prescaler, Divider	Cleared		
WDT	Clear after reset, WDT begins counting		
Timer/Event Counter	Timer Counter will be turned off		
Input/Output Ports	I/O ports will be setup as inputs		
Stack Pointer	Stack Pointer will point to the top of the stack		

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects the microcontroller internal registers.



Register	HT46R016	HT46R017	Power On Reset	LVR Reset (Normal Operation)	WDT Time-out (Normal Operation)	WDT Time-out (HALT)*
MP0	•	•	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
MP1	•	•	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
ACC	•	•	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	•	•	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	•	•	XXXX XXXX	uuuu uuuu	uuuu uuuu	uuuu uuuu
WDTC	•	•	0101 0011	0101 0011	0101 0011	uuuu uuuu
STATUS	•	•	00 x x x x	uu uuuu	1u uuuu	11 uuuu
INTC0	•	•	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1		•	0000	0000	0000	uuuu
INTC1	•		00	00	00	uu
TMR0	•	•	x x x x x x x x x x	XXXX XXXX	XXXX XXXX	uuuu uuuu
TMR0C	•	•	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
TMR1		•	x x x x x x x x x x	XXXX XXXX	XXXX XXXX	uuuu uuuu
TMR1C		•	00-0 1	00-0 1	00-0 1	uu-u u
PA	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	•	•	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAPU	•	•	-000 0000	-000 0000	-000 0000	-uuu uuuu
PAWK	•	•	0000 0000	0000 0000	0000 0000	uuuu uuuu
PB	•	•	11 1111	11 1111	11 1111	uu uuuu
PBC	•	•	11 1111	11 1111	11 1111	uu uuuu
PBPU	•	•	00 0000	00 0000	00 0000	uu uuuu
CTRL0	•	•	100000	100000	100000	uuuuuu
CTRL1	•	•	x 0 0	u u u	u u u	u u u
PWM	•	•	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
ADRL (ADRFS=0)	•	•	x x x x	x x x x	x x x x	uuuu
ADRL (ADRFS=1)	•	•	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH (ADRFS=0)	•	•	xxxx	x x x x	x x x x	uuuu
ADRH (ADRFS=1)	•	•	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADCR0	•	•	011000	011000	011000	uuuuuu
ADCR1	•	•	-000 -000	-000 -000	-000 -000	-uuu -uuu
ACER	•	•	0000	0000	0000	uuuu
PFDCTRL	•		00	0 0	00	u u
PFDCTRL		•	000	000	000	u u u
LVRC	•	•	0101 0101	0101 0101	0101 0101	<u>uuuu uuuu</u>

Note: "-" not implement

"u" means "unchanged"

"x" means "unknown"


# Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. Most pins can have either an input or output designation under user program control. Additionally, as there are pull-high resistors and wake-up software configurations, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

## Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers PAPU, PBPU located in the Data Memory. The pull-high resistors are implemented using weak PMOS transistors. Note that pin PA7 does not have a pull-high resistor selection.

## Port A Wake-up

If the HALT instruction is executed, the device will enter the Power Down Mode, where the system clock will stop resulting in power being conserved, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the PA0~PA7 pins from high to low. After a HALT instruction forces the microcontroller into entering the Idle/Sleep Mode, the processor will remain idle or in a low-power state until the logic condition of the selected wake-up pin on Port A changes from high to low. This function is especially suitable for applications that can be woken up via external switches. Note that pins PA0 to PA7 can be selected individually to have this wake-up feature using an internal register known as PAWK, located in the Data Memory.

## PAWK, PAC, PAPU, PBC, PBPU Register

Register	Bit							
Name	7	6	5	4	3	2	1	0
PAWK	PAWK7	PAWK6	PAWK5	PAWK4	PAWK3	PAWK2	PAWK1	PAWK0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	—	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PBC	—	—	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	_	_	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0

"—" Unimplemented, read as "0"

PAWKn: PA wake-up function enable

0: disable

1: enable

PACn/PBCn: I/O type selection

0: output

1: input

PAPUn/PBPUn: Pull-high function enable

0: disable

1: enable



## I/O Port Control Registers

Each Port has its own control register, known as PAC, PBC which controls the input/output configuration. With this control register, each I/O pin with or without pull-high resistors can be reconfigured dynamically under software control. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

## Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For some pins, the chosen function of the multi-function I/O pins is set by configuration options while for others the function is set by application program control.

• External Interrupt Input

The external interrupt pin, INT, is pin-shared with an I/O pin. To use the pin as an external interrupt input the correct bits in the INTCO register must be programmed. The pin must also be setup as an input by setting the PAC3 bit in the Port Control Register. A pull-high resistor can also be selected via the appropriate port pull-high resistor register. Note that even if the pin is setup as an external interrupt input the I/O function still remains.

• External Timer/Event Counter Input

The Timer/Event Counter pins, TC0 and TC1 are pin-shared with I/O pins. For these shared pins to be used as Timer/Event Counter inputs, the Timer/Event Counter must be configured to be in the Event Counter or Pulse Width Capture Mode. This is achieved by setting the appropriate bits in the Timer/Event Counter Control Register. The pins must also be setup as inputs by setting the appropriate bit in the Port Control Register. Pull-high resistor options can also be selected using the port pull-high resistor registers. Note that even if the pin is setup as an external timer input the I/O function still remains.

• PFD Output

The PFD complementary output pair is pin-shared with I/O pins. The output function of these pins is chosen using the PFDCTRL register. Note that the corresponding bit of the port control register, must setup the pin as an output to enable the PFD output. If the port control register has setup the pin as an input, then the pin will function as a normal logic input with the usual pull-high selection, even if the PFD function has been selected.

• PWM Outputs

The PWM function output is pin-shared with an I/O pin. The PWM output function is chosen using the CTRL0 register. Note that the corresponding bit of the port control registers, for the output pin, must setup the pin as an output to enable the PWM output. If the pin is setup as an input, then the pin will function as a normal logic input with the usual pull-high selection, even if the PWM register has enabled the PWM function.



## • A/D Inputs

Each device in this series has four inputs to the A/D converter. All of these analog inputs are pin-shared with I/O pins. If these pins are to be used as A/D inputs and not as I/O pins, then the corresponding ACEn bits in the A/D converter channel enable control register, ACER, must be properly setup. If chosen as I/O pins, then full pull-high resistor configurations remain. However, if used as A/D inputs, then any pull-high resistor configurations associated with these pins will be automatically disconnected.

## **I/O Pin Structures**

The diagrams illustrate the I/O pin internal structures. As the exact logical construction of the I/O pin may differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins.



**Generic Input/Output Ports** 



PA7 NMOS Input/Output Port





## A/D Input/Output Structure

## **Programming Considerations**

Within the user program, one of the things first to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set to high. This means that all I/O pins will be defaulted to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.



**Read Modify Write Timing** 

Pins PA0 to PA7 each have a wake-up functions, selected via the PAWK register. When the device is in the Idle/Sleep Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the these pins. Single or multiple pins on Port A can be setup to have this function.



# **Timer/Event Counter**

The provision of timers form an important part of any microcontroller, giving the designer a means of carrying out time related functions. The devices contain from one to two count-up timers of 8-bit capacity. As the timers have three different operating modes, they can be configured to operate as a general timer, an external event counter or as a pulse width capture device. The provision of an internal prescaler to the clock circuitry on giving added range to the timers.

There are two types of registers related to the Timer/Event Counters. The first is the register that contains the actual value of the timer and into which an initial value can be preloaded. Reading from this register retrieves the contents of the Timer/Event Counter. The second type of associated register is the Timer Control Register which defines the timer options and determines how the timer is to be used. The device can have the timer clock configured to come from the internal clock source. In addition, the timer clock source can also be configured to come from an external timer pin.

## **Configuring the Timer/Event Counter Input Clock Source**

The Timer/Event Counter clock source can originate from an internal clock or an external pin. The internal clock source is used when the timer is in the timer mode or in the pulse width capture mode. For Timer/Event Counter 0, this internal clock source is first divided by a prescaler, the division ratio of which is conditioned by the Timer Control Register bits T0PSC0~T0PSC2. For Timer/Event Counter 0, the internal clock source is derived from  $f_{SYS}$  while the internal clock source is derived from the instruction clock cycle,  $f_{SYS}/4$ , for Timer/Event Counter 1.

An external clock source is used when the timer is in the event counting mode, the clock source being provided on an external timer pin TCn. Depending upon the condition of the TnEG bit, each high to low, or low to high transition on the external timer pin will increment the counter by one.







## Timer Registers – TMR0, TMR1

The timer registers are special function registers located in the Special Purpose Data Memory and is the place where the actual timer value is stored. These registers are known as TMR0 and TMR1. The value in the timer registers increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count of FFH at which point the timer overflows and an internal interrupt signal is generated. Then the timer value will be reset with the initial preload register value and continue counting.

Note that to achieve a maximum full range count of FFH, all the preload registers must first be cleared to zero. It should be noted that after power-on, the preload registers will be in an unknown condition. Note that if the Timer/Event Counter is in an OFF condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will remain in the preload register and will only be written into the actual counter the next time an overflow occurs.

## Timer Control Registers – TMR0C, TMR1C

The flexible features of the Holtek microcontroller Timer/Event Counters enable them to operate in three different modes, the options of which are determined by the contents of their respective control register.

The Timer Control Register is known as TMRnC. It is the Timer Control Register together with its corresponding timer registers that control the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To choose which of the three modes the timer is to operate in, either in the timer mode, the event counting mode or the pulse width capture mode, bits 7 and 6 of the Timer Control Register, which are known as the bit pair TnM1/TnM0, must be set to the required logic levels. The timer-on bit, which is bit 4 of the Timer Control Register and known as TnON, provides the basic on/off control of the respective timer. Setting the bit high allows the counter to run. Clearing the bit stops the counter. Bits 0~2 of the Timer Control Register 0 determine the division ratio of the input clock prescaler. The prescaler bit settings have no effect if an external clock source is used. If the timer is in the event count or pulse width capture mode, the active transition edge level type is selected by the logic level of bit 3 of the Timer Control Register which is known as TnEG.



# TMR0C Register

Bit	7	6	5	4	3	2	1	0
Name	T0M1	TOMO		T0ON	T0EG	T0PSC2	T0PSC1	T0PSC0
R/W	R/W	R/W		R/W	R/W	R/W	R/W	R/W
POR	0	0		0	1	0	0	0
3it 7,6	<ul> <li>7,6 <b>T0M1, T0M0:</b> Timer 0 operation mode selection</li> <li>00: no mode available</li> <li>01: event counter mode</li> <li>10: timer mode</li> <li>11: pulse width capture mode</li> </ul>							
3it 5	Unimple	mented, rea	ad as "0"					
Bit 4	<b>TOON:</b> Timer/event counter counting enable 0: disable 1: enable							
2	Event counter active edge selection 1: count on falling edge 0: count on rising edge Pulse Width Capture active edge selection 1: start counting on rising edge, stop on falling edge 0: start counting on falling edge, stop on rising edge							
3it 2~0 1C Regis	TOPSC2 000: fr 001: fr 010: fr 010: fr 100: fr 101: fr 110: fr 111: fr	P P/2 p/4 p/8 p/16 p/32 p/64 p/128	T0PSC0: <sup>^</sup>	Fimer presc	aler rate se	lection Tim	er internal	clock
D:4	7	C	E	4	2	2	4	0
Name		<b>0</b>	3	4 T10N	3	2		0
R/W	R/W	R/W		R/W	R/W			
POR	0	0		0	1			

Bit	7	6	5	4	3	2	1	0
Name	T1M1	T1M0	—	T1ON	T1EG	—	_	_
R/W	R/W	R/W	—	R/W	R/W	—	—	_
POR	0	0		0	1	—	—	—
Bit 7, 6 <b>T1M1, T1M0:</b> Timer 1 operation mode selection 00: no mode available 01: event counter mode 10: timer mode 11: pulse width capture mode								
Bit 5	Unimplemented, read as "0"							
Bit 4	<b>T1ON:</b> Timer/event counter counting enable 0: disable 1: enable							
Bit 3 <b>T1EG:</b> Event counter active edge selection 1: count on falling edge 0: count on rising edge Pulse Width Capture active edge selection 1: start counting on rising edge, stop on falling edge 0: start counting on falling edge, stop on rising edge								
Bit 2~0	Unimple	emented, rea	ad as "0"					



#### **Timer Mode**

In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows. To operate in this mode, the Operating Mode Select bit pair, TnM1/TnM0, in the Timer Control Register must be set to the correct value as shown.

Bit7	Bit6
1	0

Control Register Operating Mode Select Bits for the Timer Mode

In this mode the internal clock is used as the timer clock. The timer input clock source is  $f_{SYS}$  or  $f_{SYS}/4$ . However, this timer clock source is further divided by a prescaler, the value of which is determined by the bits T0PSC2~T0PSC0 in the Timer Control Register. The timer-on bit, TnON must be enable the timer to run. Each time an internal clock high to low transition occurs, the timer increments by one. When the timer is full and overflows, an interrupt sigal is generated and the timer will reload the value already loaded into the preload register and continue counting. A timer overflow condition and corresponding internal interrupts are two of the wake-up sources. However, the internal interrupts can be disabled by ensuring that the TnE bits of the INTC0 register are reset to zero.



#### **Event Counter Mode**

In this mode, a number of externally changing logic events, occurring on the external timer TCn pin, can be recorded by the Timer/Event Counter. To operate in this mode, the Operating Mode Select bit pair, TnM1/TnM0, in the Timer Control Register must be set to the correct value as shown.

Bit6
1

Control Register Operating Mode Select Bits for the Timer Mode

In this mode, the external timer TCn, is used as the Timer/Event Counter clock source, however it is not divided by the internal prescaler. After the other bits in the Timer Control Register have been setup, the enable bit TnON, which is bit 4 of the Timer Control Register, can be set high to enable the Timer/Event Counter to run. If the Active Edge Select bit, TnEG, which is bit 3 of the Timer Control Register, is low, the Timer/Event Counter will increment each time the external timer pin receives a low to high transition. If the TnEG is high, the counter will increment each time the external timer pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit in the corresponding Interrupt Control Register. It is reset to zero.

As the external timer pin is shared with an I/O pin, to ensure that the pin is configured to operate as an event counter input pin, two things have to happen. The first is to ensure that the Operating Mode Select bits in the Timer Control Register place the Timer/Event Counter in the Event Counting Mode. The second is to ensure that the port control register configures the pin as an input. It should be noted that in the event counting mode, even if the microcontroller is in the Power Down Mode, the Timer/Event Counter will continue to record externally changing logic events on the timer input TCn pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.





Event Counter Mode Timing Chart (TnEG=1)

## **Pulse Width Capture Mode**

In this mode, the Timer/Event Counter can be utilised to measure the width of external pulses applied to the external timer pin. To operate in this mode, the Operating Mode Select bit pair, TnM1/TnM0, in the Timer Control Register must be set to the correct value as shown.

Bit7	Bit6
1	1

Control Register Operating Mode Select Bits for the Pulse Width Capture Mode

In this mode the internal clock,  $f_{SYS}$  or  $f_{SYS}/4$  is used as the internal clock for the 8-bit Timer/Event Counter. However, the clock source,  $f_{SYS}$ , for the 8-bit timer is further divided by a prescaler, the value of which is determined by the Prescaler Rate Select bits T0PSC2~T0PSC0, which TnON, which is bit 2~0 of the Timer Control Register, can be set high to enabl the Timer/Event Counter, however it will not actually start counting until an active edge is received on the external timer pin.

If the Active Edge Select bit TnEG, which is bit 3 of the Timer Control Register, is low, once a high to low transition has been received on the external timer pin, the Timer/Event Counter will start counting until the external timer pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Select bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the external timer pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. It is important to note that in the pulse width capture mode, the enable bit is automatically reset to zero when the external control signal on the external timer pin returns to its original level, whereas in the other two modes the enable bit can only be reset to zero under program control.

The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the TCn pin. As the enable bit has now been reset, any further transitions on the external timer pin will be ignored. The timer cannot begin further pulse width capture until the enable bit is set high again by the program. In this way, single shot pulse measurements can be easily made.

It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the external timer pin and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. The interrupt can be disabled by ensuring that the Timer/Event Counter Interrupt Enable bit in the corresponding Interrupt Control Register, it is reset to zero.

As the TCn pin is shared with an I/O pin, to ensure that the pin is configured to operate as a pulse width capture pin, two things have to be implemented. The first is to ensure that the Operating Mode Select bits in the Timer Control Register place the Timer/Event Counter in the pulse width capture mode, the second is to ensure that the port control register configure the pin as an input.



External TCn Pin Input	
TnON - with TnEG =0	
Prescaler Output	
Increment Timer Counter	Timer X +1 X +2 X +3 X +4
	Prescaler Output is sampled at every falling edge of T1.

Pulse Width Capture Mode Timing Chart (TnEG=0)

#### Prescaler

Bits T0PSC0~T0PSC2 of the TMRnC register can be used to define a division ratio for the internal clock source of the Timer/Event Counter enabling longer time-out periods to be setup.

## **PFD** Function

The Programmable Frequency Divider provides a means of producing a variable frequency output suitable for applications, such as piezo-buzzer driving or other interfaces requiring a precise frequency generator.

The Timer/Event Counter overflow signal is the clock source for the PFD function, which is controlled by PFDCS bit in PFDCTRL. For applicable devices the clock source can come from either Timer/Event Counter 0 or Timer/Event Counter 1. The output frequency is controlled by loading the required values into the timer prescaler and timer registers to give the required division ratio. The counter will begin to count-up from this preload register value until full, at which point an overflow signal is generated, causing both the PFD outputs to change state. Then the counter will be automatically reloaded with the preload register value and continue counting-up.

If the PFDCTRL register has selected the PFD function, then for PFD output to operate, it is essential for the Port A control register PAC to setup the PFD pins as outputs. The PA0 data bit must be set high to activate the PFD function if only the PFD function is enabled. However, if the PFD and  $\overline{PFD}$  functions both are enabled, the PA0 and PA1 data bits must be set high to activate the PFD and  $\overline{PFD}$  complementary outputs. The output data bits can be used as the on/off control bit for the PFD outputs. Note that the PFD outputs will all be low if the output data bit is cleared to zero.

Using this method of frequency generation, and if a crystal oscillator is used for the system clock, very precise values of frequency can be generated.



## **PFDCTRL Register**

## • HT46R016

Bit	7	6	5	4	3	2	1	0
Name	—	—	—		—	_	PFDEN1	PFDEN0
R/W	—	_	_	_	—	_	R/W	R/W
POR	—	—	_	_	—		0	0

#### • HT46R017

Name         -         -         -         PFDCS         PFDEN1         PFDEN0           R/W         -         -         -         -         R/W         R/W         R/W           POR         -         -         -         -         R/W         R/W         R/W           POR         -         -         -         0         0         0           Bit7~3         "": unused, read as 0.         Bit7         -         0         0         0           Bit2         PFDCS: PFD clock source selection         0: Timer 0         1: Timer 1         -         -         -         0         0         0           Bit1~0         PFDEN1~PFDEN0: PFD/PFD enable control         00: both disabled         01: Reserved         10: PFD enabled         - <t< th=""><th>Bit</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></t<>	Bit	7	6	5	4	3	2	1	0
R/W         -         -         -         R/W         R/W         R/W           POR         -         -         -         0         0         0           Bit7~3         "": unused, read as 0.         .         .         .         0         0         0           Bit7~3         "": unused, read as 0.         .         .         .         .         0         0         0           Bit7~3         "": unused, read as 0.         .         .         .         .         0         0         0         0         0         0         .	Name	—	—	—	—	—	PFDCS	PFDEN1	PFDEN0
POR       -       -       0       0       0         Bit7~3       "": unused, read as 0.         Bit2       PFDCS: PFD clock source selection         0: Timer 0       1: Timer 1         Bit1~0       PFDENI-PFDEN0: PFD/PFD enable control         00: both disabled       01: Reserved         10: PFD enabled       11: PFD and PFD both enabled         Timer Overflow	R/W		—	_	—	—	R/W	R/W	R/W
Bit7~3       "": unused, read as 0.         Bit2 <b>PFDCS:</b> PFD clock source selection         0: Timer 0       1: Timer 1         Bit1~0 <b>PFDEN1-PFDEN0:</b> PFD/PFD enable control         00: both disabled       01: Reserved         10: PFD enabled       11: PFD and PFD both enabled         Timer Overflow	POR	_	—		_		0	0	0
Bit2 <b>PFDCS:</b> PFD clock source selection         0: Timer 0         1: Timer 1         Bit1~0 <b>PFDEN1-PFDEN0:</b> PFD/PFD enable control         00: both disabled         01: Reserved         10: PFD enabled         11: PFD and PFD both enabled         Timer Overflow         PFD Clock         PFD Output at PA0         PFD Clock         PFD Clock         PFD Output at PA1         PFD Clock         PFD Clock         PFD Output at PA1         PFD Clock         PFD Clock         PFD Output at PA1         PFD Output at PA1         PFD Clock         PFD Output at PA1         PFD Output at PA1         PFD Clock         PFD Clock         PFD Output at PA1         PFD Output at PA1         PFD Clock         PFD Output at PA0         PFD Output at PA0	Bit7~3 "-	—": un	used, re	ad as 0.					
Bit1~0       PFDEN1~PFDEN0: PFD/PFD enable control         00: both disabled       01: Reserved         10: PFD enabled       11: PFD and PFD both enabled         Timer Overflow	Bit2 PI	F <b>DCS:</b> 0: Tim 1: Tim	PFD cl er 0 er 1	ock source s	election				
Timer Overflow   PFD Clock   PA0 & PA1 Data   PFD Output at PA0   PFD Output at PA1   PFD Output at PA1   PFD Clock   PFD Clock   PFD Clock   PFD Clock   PFD Clock   PFD Output at PA0	Bit1~0 PI	Bit1~0 <b>PFDEN1~PFDEN0:</b> PFD/PFD enable control 00: both disabled 01: Reserved 10: PFD enabled 11: PFD and PFD both enabled							
PFD Clock   PA0 & PA1 Data   PFD Output at PA0   PFD Output at PA1   PFD Output at PA1   PFD Function - Complementary Outputs   Timer Overflow   PFD Clock   PFD Clock   PFD Output at PA0	Timer Overflow								
PA0 & PA1 Data	PFD Clock								
PFD Output at PA0	PA0 & PA1 Data								
PFD Output at PA1	PFD Output at PA0								
PFD Function – Complementary Outputs         Timer Overflow         PFD Clock         PA0 Data         PFD Output at PA0	PFD Output at PA1								
Timer Overflow       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII			Р	FD Function	– Comple	ementary	Outputs		
PFD Clock	Timer Overflow								
PA0 Data	PFD Clock								
PFD Output at PA0	PA0 Data								
	PFD Output at PA0								

PFD Function – Single Output



## I/O Interfacing

The Timer/Event Counter, when configured to run in the event counter or pulse width capture mode, requires the use of an external timer pin for its operation. As this pin is a shared pin it must be configured correctly to ensure that it is setup for use as a Timer/Event Counter input pin. This is achieved by ensuring that the mode selects bits in the Timer/Event Counter control register, either the event counter or pulse width capture mode. Additionally the corresponding Port Control Register bit must be set high to ensure that the pin is setup as an input. Any pull-high resistor connected to this pin will remain valid even if the pin is used as a Timer/Event Counter input.

#### **Programming Considerations**

When configured to run in the timer mode, the internal system clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode when the appropriate timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the pulse width capture mode, the internal system clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the external timer input pin. As this is an external event and not synchronised with the internal timer clock, the microcontroller will only see this external event when the next timer clock pulse arrives. As a result, there may be small differences in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to be in the event counting mode, which again is an external event and not synchronised with the internal system or timer clock.

When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoiderrors, however as this may result in a counting error, this should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer enable bits in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The edge select, timer mode and clock source control bits in timer control register must also be correctly set to ensure the timer is properly configured for the required application. It is also important to ensure that an initial value is first loaded into the timer registers before the timer is switched on; this is because after power-on the initial values of the timer registers are unknown. After the timer has been initialized the timer can be turned on and off by controlling the enable bit in the timer control register.

When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt control register will be set. If the Timer/Event Counter interrupt is enabled this will in turn generate an interrupt signal. However irrespective of whether the interrupts are enabled or not, a Timer/Event Counter overflow will also generate a wake-up signal if the device is in a Power-down condition. This situation may occur if the Timer/Event Counter is in the Event Counter will continue to change state. In such a case, the Timer/Event Counter will continue to count these external events and if an overflow occurs the device will be woken up from its Power-down condition. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the "HALT" instruction to enter the Power Down Mode.



## Timer Program Example

The program shows how the Timer/Event Counter registers are setup along with how the interrupts are enabled and managed. Note how the Timer/Event Counter is turned on, by setting bit 4 of the Timer Control Register. The Timer/Event Counter can be turned off in a similar way by clearing the same bit. This example program sets the Timer/Event Counters to be in the timer mode, which uses the internal system clock as their clock source.

### Timer Programming Example

org 04h	; external interrupt vector
org 08h	; Timer Counter 0 interrupt vector
jmp tmr0int : :	; jump here when Timer O overflows
org 20h :	; main program
•	; internal Timer 0 interrupt routine
tmr0int:	
:	; Timer 0 main program placed here
:	
:	
begin:	
	; setup Timer O registers
mov a,09bh mov tmr0,a	; setup Timer 0 preload value
mov a,081h	; setup Timer O control register
mov tmr0c,a	; timer mode and prescaler set to $/2$
	; setup interrupt register
mov a,00dh mov intc0,a :	; enable master interrupt and both timer interrupts
:	
set tmr0c.4 :	; start Timer O



# **Time Base**

The device includes a Time Base function which is used to generate a regular time interval signal. The Time Base time interval magnitude is determined using an internal 13 stage counter sets the division ratio of the clock source. This division ratio is controlled by both the TBSEL0 and TBSEL1 bits in the CTRL0 register. The clock source is derived from the system clock  $f_{SYS}$ .

When the Time Base time-out condition occurs, a Time Base interrupt signal will be generated. It should be noted that as the Time Base clock source is the same as the Timer/Event Counter clock source, care should be taken when programming.

# **Pulse Width Modulator**

Every device includes an 8-bit PWM function. Useful for such applications such as motor speed control, the PWM function provides an output with a fixed frequency but with a duty cycle that can be varied by setting particular values into the corresponding PWM register.



**PWM Block Diagram** 

Device	Channels	Mode	Pins	Registers
HT46R016/017	1	6+2 7+1	PA4	PWM

## **PWM Operation**

A single register, known as PWM and located in the Data Memory is assigned to each Pulse Width Modulator channel. It is here that the 8-bit value, which represents the overall duty cycle of one modulation cycle of the output waveform, should be placed. To increase the PWM modulation frequency, each modulation cycle is subdivided into two or four individual modulation subsections, known as the 7+1 mode or 6+2 mode respectively. The required mode and the on/off control for each PWM channel is selected using the CTRL0 register. Note that when using the PWM, it is only necessary to write the required value into the PWMn register and select the required mode setup and on/off control using the CTRL0 register, the subdivision of the waveform into its sub-modulation cycles is implemented automatically within the microcontroller hardware. The PWM clock source is the system clock  $f_{SYS}$ .

This method of dividing the original modulation cycle into a further 2 or 4 sub-cycles enable the generation of higher PWM frequencies which allow a wider range of applications to be served. The difference between what is known as the PWM cycle frequency and the PWM modulation frequency should be understood. As the PWM clock is the system clock,  $f_{SYS}$ , and as the PWM value is 8-bits wide, the overall PWM cycle frequency is  $f_{SYS}/256$ . However, when in the 7+1 mode of operation the PWM modulation frequency will be  $f_{SYS}/128$ , while the PWM modulation frequency for the 6+2 mode of operation will be  $f_{SYS}/64$ .



PWM Modulation	PWM Cycle Frequency	PWM Cycle Duty
f <sub>sys</sub> /64 for (6+2) bits mode f <sub>sys</sub> /128 for (7+1) bits mode	fsys/256	[PWM]/256

## 6+2 PWM Mode

Each full PWM cycle, as it is controlled by an 8-bit PWM register, has 256 clock periods. However, in the 6+2 PWM mode, each PWM cycle is subdivided into four individual sub-cycles known as modulation cycle 0~modulation cycle 3, denoted as i in the table. Each one of these four sub-cycles contains 64 clock cycles. In this mode, a modulation frequency increase of four is achieved. The 8-bit PWM register value, which represents the overall duty cycle of the PWM waveform, is divided into two groups. The first group which consists of bit 2~bit 7 is denoted here as the DC value. The second group which consists of bit 0~bit 1 is known as the AC value. In the 6+2 PWM mode, the duty cycle value of each of the four modulation sub-cycles is shown in the following table.

Parameter AC (0~3)	DC	DC(Duty Cycle)
Modulation cycle i	i <ac< td=""><td>(DC+1)/64</td></ac<>	(DC+1)/64
(i=0~3)	i>AC	DC/64

6+2 Mode	Modulation	<b>Cycle Values</b>
----------	------------	---------------------

The following diagram illustrates the waveforms associated with the 6+2 mode of PWM operation. It is important to note how the single PWM cycle is subdivided into 4 individual modulation cycles, numbered from  $0\sim3$  and how the AC value is related to the PWM value.



PWM Register for 6+2 Mode



## 7+1 PWM Mode

Each full PWM cycle, as it is controlled by an 8-bit PWM register, has 256 clock periods. However, in the 7+1 PWM mode, each PWM cycle is subdivided into two individual sub-cycles known as modulation cycle 0~modulation cycle 1, denoted as i in the table. Each one of these two sub-cycles contains 128 clock cycles. In this mode, a modulation frequency increase of two is achieved. The 8-bit PWM register value, which represents the overall duty cycle of the PWM waveform, is divided into two groups. The first group which consists of bit 1~bit 7 is denoted here as the DC value. The second group which consists of bit 0 is known as the AC value. In the 7+1 PWM mode, the duty cycle value of each of the two modulation sub-cycles is shown in the following table.

Parameter	AC(0~1)	DC (Duty Cycle)		
Modulation cycle i	i <ac< td=""><td colspan="3">(DC+1)/128</td></ac<>	(DC+1)/128		
(i=0~1)	i>=AC	DC/128		

The following diagram illustrates the waveforms associated with the 7+1 mode PWM operation. It is important to note how the single PWM cycle is subdivided into 2 individual modulation cycles, numbered 0 and 1 and how the AC value is related to the PWM value.



fsys/2 เกิดกันบที่กับกันบที่กับกันบที่มีกันบที่มีกันบที่มีกับกันบที่มีกับกันกันการกับกันกันการกับกันการกับกันกา

PWM Register for 7+1 Mode

## **PWM Output Control**

The PWM outputs are pin-shared with the I/O pins PA4. To operate as a PWM output and not as an I/O pin, the correct bits must be set in the CTRL0 register. A zero value must also be written to the corresponding bit in the I/O port control register PAC.4 to ensure that the corresponding PWM output pin is setup as an output. After these two initial steps have been carried out, and of course after the required PWM value has been written into the PWMn register, writing a high value to the corresponding bit in the output data register PA.4 will enable the PWM data to appear on the pin. Writing a zero value will disable the PWM output function and force the output low. In this way, the Port data output registers can be used as an on/off control for the PWM function. Note that if the CTRL0 register has selected the PWM function, but a high value has been written to its corresponding bit in the PAC control register to configure the pin as an input, then the pin can still function as a normal input line, with pull-high resistor options.



## **PWM Programming Example**

The following sample program shows how the PWM output is setup and controlled.

```
mov a,64h ; setup PWM value of decimal 100
mov pwm,a
set ctrl0.1 ; select the 7+1 PWM mode
set ctrl0.0 ; select pin PA4 to have a PWM function
clr pac.4 ; setup pin PA4 as an output
set pa.4 ; enable the PWM output
:
clr pa.4 ; disable the PWM output_ pin PA4 forced low
```

# Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

## A/D Overview

The device contains a 4-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into either a 12-bit digital value.

Part No.	Input Channels	Conversion Bits	Input Pins
HT46R016/017	4	12	PA0~PA3

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



A/D Converter Structure



Desister Name	Bit										
Register Name	7	6	5	4	3	2	1	0			
ADRL (ADRFS=0)	D3	D2	D1	D0			_	_			
ADRL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0			
ADRH (ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4			
ADRH (ADRFS=1)	_	_	_	_	D11	D10	D9	D8			
ADCR0	START	EOCB	ADOFF	ACS4	_	_	ACS1	ACS0			
ADCR1		VBGEN	ADRFS	AREFS		ADCK2	ADCK1	ADCK0			
ACER	—	_	—	_	ACE3	ACE2	ACE1	ACE0			

A/D Converter Register List

## A/D Converter Data Registers – ADRL, ADRH

As the devices contain an internal 12-bit A/D converter, they require two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the ADCR0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero.

				AD	RH							AD	RL			
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

#### A/D Data Registers

## A/D Converter Control Registers – ADCR0, ADCR1, ACER

To control the function and operation of the A/D converter, three control registers known as ADCR0, ADCR1 and ACER are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, which pins are used as analog inputs and which are used as normal I/Os, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status.

The ACS1~ACS0 bits together with the ACS4 bit in the ADCR0 register define the channel number. As the device contains only one actual analog to digital converter circuit, each of the individual 4 analog inputs must be routed to the converter. It is the function of the ACS1, ACS0 and ACS4 bits in the ADCR register to determine which analog channel input pin or the internal Bandgap reference voltage is actually connected to the internal A/D converter.

The ACEn bits contained in the ACER register that determine which pins on PB0~PB3 are used as analog inputs for the A/D converter and which pins are to be used as normal I/O pins. If the ACEn bit has a value of 1, then the corresponding pin, namely one of the AN0~AN3 analog inputs, will be set as analog inputs. Once an I/O pin is selected as an analog input, the I/O function and pull-high resistor on this pin will automatically be disabled. If the ACEn bit is set to zero, then the corresponding pin will be setup as a normal I/O pin.



## ADCR0 Register

Bit	7	6	5	4	3	2	1	0			
Name	START	EOCB	ADOFF	ACS4	_	_	ACS1	ACS0			
R/W	R/W	R	R/W	R/W	—	—	R/W	R/W			
POR	0	1	1	0	—	—	0	0			
Bit 7	<b>START:</b> Start the A/D conversion $0 \rightarrow 1 \rightarrow 0$ : Start the A/D conversion $0 \rightarrow 1$ : Reset the A/D converter and set EOCB to 1										
Bit 6	EOCB: End of A/D Conversion flag 0: A/D conversion ended 1: A/D conversion in progress										
Bit 5	ADOFF: A/D module power on/off control bit 0: A/D module power on 1: A/D module power off										
Bit 4	ACS4: A/D channel selection 0: External A/D channel 1: Internal Bandgap reference voltage This bit enables internal Bandgap reference voltage to be connected to the A/D										
	voltage to be used by the A/D converter. When the ACS4 bit is set high, the Bandgap reference voltage will be routed to the A/D converter and the other A/D input channels disconnected.										
Bit 3~2	Unimple	mented, rea	ad as ''0''								
Bit 1~0	ACS1~ACS0: A/D Channel Selection (when ACS4 is "0") 00: AN0 01: AN1 10: AN2 11: AN3										



# ADCR1 Register

	v	5	4	3	2	1	U				
_	VBGEN	ADRFS	AREFS	—	ADCK2	ADCK1	ADCK0				
_	R/W	R/W	R/W	—	R/W	R/W	R/W				
	0	0	0		0	0	0				
Unimple	Unimplemented, read as "0"										
<ul> <li>VBGEN: Internal Bandgap reference voltage enable control</li> <li>0: Disable</li> <li>1: Enable</li> <li>This bit controls the internal Bandgap circuit on/off function to the A/D converter</li> </ul>											
This bit controls the internal Bandgap circuit on/off function to the A/D converter. When the bit is set high the Bandgap voltage can be used by the A/D converter. 1.25V is not used by the A/D converter and the LVR/LVD function is disabled then the Bandgap reference circuit will be automatically switched off to conserve power. Whe Bandgap reference voltage is switched on for use by the A/D converter, a time period t <sub>BG</sub> , should be allowed for the Bandgap circuit to stabilise before implementing an A/ conversion											
ADRFS 0: A/D 1: A/D This bit	ADRFS: A/D Converter Data Format Control 0: A/D Converter Data MSB is ADRH bit7, LSB is ADRL bit4 1: A/D Converter Data MSB is ADRH bit3, LSB is ADRL bit0 This bit controls the format of the 12-bit converted A/D value in the two A/D data										
registers AREFS 0: Inte 1: Exte	. Details ar : A/D Conv rnal A/D Corv ernal VREF	e provided verter refere onverter po pin	in the A/D once voltage wer	converter da e selection	ata register	section.					
This bit is used to select the reference voltage for the A/D converter. If this bit is high then the A/D converter reference voltage is supplied on the external VREF pin. If this bit is low, then the internal reference is used which is taken from the power supply pi VDD											
Unimple	emented, re	ad as ''0''									
ADCK2 000: fs 001: fs 010: fs 011: fs 100: fs 101: fs	~ADCK0: yys/2 yys/4 yys/8 yys/16 yys/32	Select A/D	converter o	clock source	e						
	Unimple VBGEN 0: Disa 1: Ena This bit When th 1.25V is Bandgap Bandgap t <sub>BG</sub> , shou conversi <b>ADRFS</b> 0: A/D 1: A/D This bit registers <b>AREFS</b> 0: Inte 1: Exte This bit then the bit is low VDD. Unimple <b>ADCK2</b> 000: fs 011: fs 011: fs 100: fs 101: fs	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-VBGENADRFS-R/WR/W-00Unimplemented, read as "0"VBGEN: Internal Bandgap ref0: Disable1: Enable1: EnableThis bit controls the internalWhen the bit is set high the I1.25V is not used by the A/D cBandgap reference circuit willBandgap reference voltage is sttBG, should be allowed for the Iconversion.ADRFS: A/D Converter Data MSB1: A/D Converter Data MSB1: A/D Converter Data MSBThis bit controls the format oregisters. Details are providedAREFS: A/D Converter refere0: Internal A/D converter refere0: Is low, then the internal referedVDD.Unimplemented, read as "0"ADCK2~ADCK0: Select A/D000: fsys001: fsys/2010: fsys/4011: fsys/8100: fsys/16101: fsys/32	-VBGENADRFSAREFS-R/WR/WR/W-00000Unimplemented, read as "0"VBGEN: Internal Bandgap reference volt 0: Disable 1: EnableThis bit controls the internal Bandgap cWhen the bit is set high the Bandgap vol 1.25V is not used by the A/D converter an Bandgap reference circuit will be automat Bandgap reference voltage is switched on tBG, should be allowed for the Bandgap cir conversion.ADRFS: A/D Converter Data Format Cor 0: A/D Converter Data MSB is ADRH b 1: A/D Converter Data MSB is ADRH b 1: A/D Converter Data MSB is ADRH b D this bit controls the format of the 12-bi registers. Details are provided in the A/D o AREFS: A/D Converter reference voltage 0: Internal A/D Converter power 1: External VREF pinThis bit is used to select the reference voltage bit is low, then the internal reference is us VDD.Unimplemented, read as "0"ADCK2~ADCK0: Select A/D converter of 000: fsys/001: fsys/2010: fsys/4011: fsys/8100: fsys/4011: fsys/8	-         VBGEN         ADRFS         AREFS         -           -         R/W         R/W         R/W         -           -         0         0         0         -           Unimplemented, read as "0"         VBGEN: Internal Bandgap reference voltage enable         0: Disable           1: Enable         This bit controls the internal Bandgap circuit on/of           When the bit is set high the Bandgap voltage can the LVR/           Bandgap reference circuit will be automatically switch           Bandgap reference voltage is switched on for use by           tBG, should be allowed for the Bandgap circuit to stab           conversion.           ADRFS: A/D Converter Data Format Control           0: A/D Converter Data MSB is ADRH bit7, LSB is           1: A/D Converter Data MSB is ADRH bit3, LSB is           This bit controls the format of the 12-bit converted           registers. Details are provided in the A/D converter de           AREFS: A/D Converter reference voltage selection           0: Internal A/D Converter power           1: External VREF pin           This bit is used to select the reference voltage is supplied           bit is low, then the internal reference is used which is           VDD.           Unimplemented, read as "0"           ADCK2~ADCK0: Select A/D converter clock source <td>-VBGENADRFSAREFS-ADCK2-R/WR/WR/W-R/W-000-0Unimplemented, read as "0"VBGEN: Internal Bandgap reference voltage enable control 0: Disable 1: EnableVBGEN: Internal Bandgap reference voltage can be used by 1.25V is not used by the A/D converter and the LVR/LVD functi Bandgap reference circuit will be automatically switched off to the Bandgap reference voltage is switched on for use by the A/D conversion.ADRFS: A/D Converter Data Format Control 0: A/D Converter Data MSB is ADRH bit3, LSB is ADRL bit4 1: A/D Converter Data MSB is ADRH bit3, LSB is ADRL bit4 This bit controls the format of the 12-bit converter data registerAREFS: A/D Converter reference voltage selection 0: Internal A/D Converter power 1: External VREF pinThis bit is used to select the reference voltage for the A/D conv then the A/D converter reference voltage is supplied on the exter bit is low, then the internal reference is used which is taken from VDD.Unimplemented, read as "0"ADCK2~ADCK0: Select A/D converter clock source 000: fsvs/2001: fsvs/16 101: fsvs/32</td> <td>-         VBGEN         ADRFS         AREFS         -         ADCK2         ADCK1           -         R/W         R/W         R/W         R/W         R/W         R/W           -         0         0         0         -         0         0           Unimplemented, read as "0"         VBGEN: Internal Bandgap reference voltage enable control         0         0           Usiable         1: Enable         Enable         -         -         0         0           This bit controls the internal Bandgap circuit on/off function to the A/D converter and the LVR/LVD function is disabe         -</td>	-VBGENADRFSAREFS-ADCK2-R/WR/WR/W-R/W-000-0Unimplemented, read as "0"VBGEN: Internal Bandgap reference voltage enable control 0: Disable 1: EnableVBGEN: Internal Bandgap reference voltage can be used by 1.25V is not used by the A/D converter and the LVR/LVD functi Bandgap reference circuit will be automatically switched off to the Bandgap reference voltage is switched on for use by the A/D conversion.ADRFS: A/D Converter Data Format Control 0: A/D Converter Data MSB is ADRH bit3, LSB is ADRL bit4 1: A/D Converter Data MSB is ADRH bit3, LSB is ADRL bit4 This bit controls the format of the 12-bit converter data registerAREFS: A/D Converter reference voltage selection 0: Internal A/D Converter power 1: External VREF pinThis bit is used to select the reference voltage for the A/D conv then the A/D converter reference voltage is supplied on the exter bit is low, then the internal reference is used which is taken from VDD.Unimplemented, read as "0"ADCK2~ADCK0: Select A/D converter clock source 000: fsvs/2001: fsvs/16 101: fsvs/32	-         VBGEN         ADRFS         AREFS         -         ADCK2         ADCK1           -         R/W         R/W         R/W         R/W         R/W         R/W           -         0         0         0         -         0         0           Unimplemented, read as "0"         VBGEN: Internal Bandgap reference voltage enable control         0         0           Usiable         1: Enable         Enable         -         -         0         0           This bit controls the internal Bandgap circuit on/off function to the A/D converter and the LVR/LVD function is disabe         -				

## **ACER Register**

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	ACE3	ACE2	ACE1	ACE0
R/W	_	_	_	—	R/W	R/W	R/W	R/W
POR		_	_	—	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~0 ACEn: Define the analog input n configuration (A/D input or not)

0: I/O or other pin-shared function

1: A/D input (ANn input)



## A/D Operation

The START bit in the register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR0 register will be set to "1" and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The EOCB bit in the ADCR0 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to "0" by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , is first divided by a division ratio, the value of which is determined by the ADCK2~ADCK0 bits in the ADCR1 register.

Controlling the power on/off function of the A/D converter circuitry is implemented using the value of the ADOFF bit.

Although the A/D clock source is determined by the system clock  $f_{SYS}$ , and by bits ADCK2~ADCK0, there are some limitations on the A/D clock source speed range that can be selected. As the recommended range of permissible A/D clock period,  $t_{AD}$ , is from 0.5µs to 10µs, care must be taken for selected system clock frequencies. For example, if the system clock operates at a frequency of 8MHz, the ADCK2~ADCK0 bits should not be set to 000B or 001B. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

			(t <sub>AD</sub> )					
fsys	ADCK2~ ADCK0 =000 (f <sub>SYS</sub> )	ADCK2~ ADCK0 =001 (f <sub>SYS</sub> /2)	ADCK2~ ADCK0 =010 (f <sub>SYS</sub> /4)	ADCK2~ ADCK0 =011 (f <sub>SYS</sub> /8)	ADCK2~ ADCK0 =100(f <sub>SYS</sub> /16)	ADCK2~ ADCK0 =101(f <sub>SYS</sub> /32)	ADCK2~ ADCK0 =110(f <sub>SYS</sub> /64)	ADCK2~ ADCK0 =111
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	Undefined
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	Undefined
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	Undefined
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	Undefined
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	Undefined

A/D Clock Period Examples



## **A/D Input Pins**

All of the A/D analog input pins are pin-shared with the I/O pins on Port B. Bits ACE3~ACE0 in the ACER register, determine whether the input pins are setup as normal input/output pins or whether they are setup as analog inputs. In this way, pins can be changed under program control to change their function from normal I/O operation to analog inputs and vice versa. Pull-high resistors, which are setup through register programming, apply to the input pins only when they are used as normal I/O pins, if setup as A/D inputs the pull-high resistors will be automatically disconnected. Note that it is not necessary to first setup the A/D pin as an input in the I/O port control registers to enable the A/D input as when the ACE3~ACE0 bits enable an A/D input, the status of the port control register will be overridden.

The A/D converter has its own reference voltage pin, VREF, however the reference voltage can also be supplied from the power supply pin, a choice which is made through the VREFS bit in the ADCR1 register. The analog input values must not be allowed to exceed the value of VREF.



#### Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits ADCK2~ADCK0 in the register.

• Step 2

Select which pins are to be used as A/D inputs and configure them as A/D input pins by correctly programming the ACE3~ACE0 bits in the ACER register.

• Step 3

Enable the A/D by clearing the ADOFF bit in the ADCR0 register to zero.

• Step 4

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS4 and ACS1~ACS0 bits which are also contained in the ADCR0 register.

• Step 5

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, the INTCO interrupt control register must be set to "1", the A/D converter interrupt bit, ADE, must also be set to "1".



• Step 6

The analog to digital conversion process can now be initialised by setting the START bit in the ADCR0 register from "0" to "1" and then to "0" again. Note that this bit should have been originally set to "0".

• Step 7

To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR0 register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR0 register is used, the interrupt enable step above can be omitted.

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing.

The setting up and operation of the A/D converter function is fully under the control of the application program as there are no configuration options associated with the A/D converter. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is  $16t_{AD}$  where  $t_{AD}$  is equal to the A/D clock period.



Note: t<sub>ADCS</sub>=4t<sub>AD</sub>

 $t_{ADC}=16t_{AD}$ 



## **Programming Considerations**

When programming, special attention must be given to the ACE3~ACE0 bits in the register. If these bits are all cleared to zero, no external pins will be selected for use as A/D input pins allowing the pins to be used as normal I/O pins. Setting the ADOFF bit high has the ability to power down the internal A/D circuitry, which may be an important consideration in power sensitive applications.

#### **A/D Transfer Function**

As the device contains a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the  $V_{DD}$  voltage, this gives a single bit analog input value of  $V_{DD}/4096$ . The diagram shows the ideal transfer function between the analog input value and the digitised output alue for the A/D converter.

Note that to reduce the quantisation error, a 0.5LSB offset is added to the A/D Converter input. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5LSB below where they would change without the offset, and the last full scale digitized value will change at a point 1.5LSB below the  $V_{DD}$  level.



Ideal A/D Transfer Function



## A/D Programming Example

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

## Example: using an EOCB polling method to detect the end of conversion

	clr ADE	;	disable ADC interrupt
	mov a,03H		
	mov ADCR1,a	;	select $f_{\mbox{sys}}/8$ as A/D clock and switch off 1.25V
	clr ADOFF		
	mov a,0Fh	;	setup ACER to configure pins AN0~AN3
	mov ACER,a		
	mov a, 00h		
	mov ADCR0,a	;	enable and connect ANO channel to A/D converter
	:		
	:		
Star	t conversion:		
	clr START	;	high pulse on start bit to initiate conversion
	set START	;	reset A/D
	clr START	;	start A/D
Poll	ing_EOC:		
	sz EOCB	;	poll the ADCR0 register EOCB bit to detect end
		;	of A/D conversion
	jmp polling EOC	;	continue polling
	mov a, ADRL	;	read low byte conversion result value
	mov adrl_buffer,a	;	save result to user defined register
	mov a, ADRH	;	read high byte conversion result value
	mov adrh_buffer,a	;	save result to user defined register
	:		
	:		
	jmp start_conversion	;	start next A/D conversion



## Example: using the interrupt method to detect the end of conversion

clr ADE	; disable ADC interrupt
mov a, U3H	
mov ADCRI,a	; select $t_{\mbox{sys}}/8$ as A/D clock and switch off 1.25V
clr ADOFF	
mov a,0Fh	; setup ACER to configure pins AN0~AN3
mov ACER,a	
mov a,00h	
mov ADCR0,a	; enable and connect ANO channel to A/D converter
Start_conversion:	
clr START	; high pulse on START bit to initiate conversion
set START	; reset A/D
clr START	; start A/D
clr ADF	; clear ADC interrupt request flag
set ADE	; enable ADC interrupt
set EMI	; enable global interrupt
:	
:	
	; ADC interrupt service routine
ADC ISR:	
mov acc stack,a	; save ACC to user defined memory
mov a, STATUS	
mov status stack,a	; save STATUS to user defined memory
:	
:	
mov a, ADRL	; read low byte conversion result value
mov adrl buffer,a	; save result to user defined register
mov a, ADRH	; read high byte conversion result value
mov adrh buffer,a	; save result to user defined register
:	
:	
EXIT INT ISR:	
mov a,status stack	
mov STATUS, a	; restore STATUS from user defined memorv
mov a, acc stack	; restore ACC from user defined memory
reti	

Note: To power off ADC module, it is necessary to set ADONB as "1".



## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer/Event Counter or Time Base require microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs.

The devices contain one external interrupt and up to four internal interrupts. The external interrupt is controlled by the action of the external interrupt pin, while the internal interrupt is controlled by the Timer/Event Counters, Time Base overflows and an end of A/D conversion.

## **Interrupt Registers**

Overall interrupt control, which means interrupt enabling and request flag setting, is controlled by using two registers, INTC0 and INTC1. By controlling the appropriate enable bits in these registers each individual interrupt can be enabled or disabled. Also when an interrupt occurs, the corresponding request flag will be set by the microcontroller. The global enable flag cleared to zero will disable all interrupts.

## HT46R016

#### 2 Bit 7 6 5 4 3 1 0 Name ADF T0F INTF ADE T0E INTE EMI R/W R/W R/W R/W R/W R/W R/W R/W \_\_\_\_ 0 POR \_ 0 0 0 0 0 0 Bit 7 Unimplemented, read as "0" Bit 6 ADF: A/D Conversion interrupt request flag 0: inactive 1: active Bit 5 T0F: Timer/Event Counter 0 interrupt request flag 0: inactive 1: active Bit 4 **INTF:** External interrupt request flag 0: inactive 1: active Bit 3 ADE: A/D Conversion interrupt enable 0: disable 1: enable Bit 2 T0E: Timer/Event Counter 0 interrupt enable 0: disable 1: enable Bit 1 **INTE:** External interrupt enable 0: disable 1: enable Bit 0 EMI: Master interrupt global enable 0: disable 1: enable

## INTC0 Register



## • INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	TBF	_	—	—	TBE
R/W	_	—	_	R/W	_	—	—	R/W
POR	_	_	_	0	_	—	_	0

Bit 7~5	Unimplemented, read as "0"
Bit 6	<b>TBF:</b> Time Base event interrupt request flag 0: inactive 1: active
Bit 3~1	Unimplemented, read as "0"
Bit 0	<b>TBE:</b> Time base event interrupt enable 0: disable 1: enable

## HT46R017

## • INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	T1F	T0F	INTF	T1E	T0E	INTF	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	- 0 0 0 0 0 0 0 0						
Bit 7	Unimplemented, read as "0"							
Bit 6	<b>T1F:</b> Timer/Event Counter 1 interrupt request flag 0: inactive 1: active							
Bit 5	<b>T0F:</b> Timer/Event Counter 0 interrupt request flag 0: inactive 1: active							
Bit 4	INTF: External interrupt request flag 0: inactive 1: active							
Bit 3	<b>T1E:</b> Timer/Event Counter 1 interrupt enable 0: disable 1: enable							
Bit 2	<b>T0E:</b> Timer/Event Counter 0 interrupt enable 0: disable 1: enable							
Bit 1	INTF: External interrupt enable 0: disable 1: enable							
Bit 0	EMI: Master interrupt global enable 0: disable 1: enable							



#### INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TBF	ADF	_	_	TBE	ADE
R/W	—	_	R/W	R/W	—	_	R/W	R/W
POR	—	<u> </u>					0	
Bit 7~6 Bit 5	Unimple <b>TBF:</b> Ti	Unimplemented, read as "0" TBF: Time Base event interrupt request flag						
	0: inac 1: activ	0: inactive 1: active						
Bit 4	ADF: A 0: inac 1: activ	ADF: A/D Conversion interrupt request flag 0: inactive 1: active						
Bit 3~2	Unimple	Unimplemented, read as "0"						
Bit 1	<b>TBE:</b> Time base event interrupt enable 0: disable 1: enable							
Bit 0	ADE: A/D Conversion interrupt enable 0: disable 1: enable							

## **Interrupt Operation**

A Timer/Event Counter overflow, a Time Base event, an end of A/D conversion or an active edge on the external interrupt pin will all generate an interrupt request by setting their corresponding request flag, if their appropriate interrupt enable bit is set. When this happens, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a JMP statement which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a RETI instruction, which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the following diagram with their order of priority.



Interrupt Structure – HT46R016





Interrupt Structure – HT46R017

Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded. If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full.

When an interrupt request is generated it takes 2 or 3 instruction cycles before the program jumps to the interrupt vector. If the device is in the Sleep or Idle Mode and is woken up by an interrupt request then it will take 3 cycles before the program jumps to the interrupt vector.





Interrupt Flow



## **Interrupt Priority**

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

HT46R016					
Interrupt Source	Priority	Vector			
External interrupt	1	04H			
Timer/Event Counter 0 overflow	2	08H			
A/D Conversion Complete	3	0CH			
Time Base Overflow	4	10H			

HT46R017					
Interrupt Source	Priority	Vector			
External interrupt	1	04H			
Timer/Event Counter 0 overflow	2	08H			
Timer/Event Counter 1 overflow	3	0CH			
A/D Conversion Complete	4	10H			
Time Base Overflow	5	14H			

In cases where both external and internal interrupts are enabled and where an external and internal interrupt occurs simultaneously, the external interrupt will always have priority and will therefore be serviced first. Suitable masking of the individual interrupts using the interrupt registers can prevent simultaneous occurrences.

#### External Interrupt

For an external interrupt to occur, the global interrupt enable bit, EMI, and external interrupt enable bit, INTE, must first be set. An actual external interrupt will take place when the external interrupt request flag, INTF, is set, a situation that will occur when an edge transition appears on the external INT line. The type of transition that will trigger an external interrupt, whether high to low, low to high or both is determined by the INTEG0 and INTEG1 bits, which are bits 6 and 7 respectively, in the CTRL0 control register. These two bits can also disable the external interrupt function.

INTEG1	INTEG0	Edge Trigger Type	
0	0 External interrupt disable		
0	1	Rising edge Trigger	
1	0	Falling edge Trigger	
1	1	Both edge Trigger	

The external interrupt pin is pin-shared with the I/O pin PA3 and can only be configured as an external interrupt pin if the corresponding external interrupt enable bit in the INTC0 register has been set and the edge trigger type has been selected using the CTRL0 register. The pin must also be setup as an input by setting the corresponding PAC.3 bit in the port control register. When the interrupt is enabled, the stack is not full and a transition appears on the external interrupt pin, a subroutine call to the external interrupt vector at location 04H, will take place. When the interrupt is enviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor connections on this pin will remain valid even if the pin is used as an external interrupt input.



## A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/ D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

## **Timer/Event Counter Interrupt**

For a Timer/Event Counter interrupt to occur, the global interrupt enable bit, EMI, and the corresponding timer interrupt enable bit, TnE, must first be set. An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, TnF, is set, a situation that will occur when the relevant Timer/Event Counter overflows. When the interrupt is enabled, the stack is not full and a Timer/Event Counter overflow occurs, a subroutine call to the relevant timer interrupt vector, will take place. When the interrupt is serviced, the timer interrupt request flag, TnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

## **Time Base Interrupts**

For a time base interrupt to occur the global interrupt enable bit EMI and the corresponding interrupt enable bit TBE, must first be set. An actual Time Base interrupt will take place when the time base request flag TBF is set, a situation that will occur when the Time Base overflows. When the interrupt is enabled, the stack is not full and a time base overflow occurs a subroutine call to time base vector will take place. When the interrupt is serviced, the time base interrupt flag. TBF will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

## Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the Power Down Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the Power Down Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the Power Down Mode. The interrupt enable bits have no effect on the interrupt wake-up function.



## **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by a software instruction.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a "CALL subroutine" is executed in the interrupt subroutine.

All of these interrupts have the capability of waking up the processor when in the Power Down Mode.

Only the Program Counter is pushed onto the stack. If the contents of the register or status register are altered by the interrupt service program, which may corrupt the desired control sequence, then the contents should be saved in advance.

# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options			
1	System oscillator configuration: HXT or HIRC.			
2	HIRC Frequency Selection: 4MHz, 8MHz or 12MHz.			

# **Application Circuits**





# **Instruction Set**

## Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

## **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within  $0.5\mu$ s and branch or call instructions would be implemented within  $1\mu$ s. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

## Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

## Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



## **Logical and Rotate Operations**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications where rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction RET in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.


# Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

### **Table Conventions**

x: Bits immediate datam: Data Memory addressA: Accumulatori: 0~7 number of bitsaddr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 <sup>Note</sup>	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 <sup>Note</sup>	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 <sup>Note</sup>	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Decrement			
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 <sup>Note</sup>	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 <sup>Note</sup>	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 <sup>Note</sup>	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 <sup>Note</sup>	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 <sup>Note</sup>	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 <sup>Note</sup>	С



Mnemonic	Description	Cycles	Flag Affected
Data Move	•		
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch			-
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read	Table Read		
TABRD [m]	Read table to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



# **Instruction Definition**

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are
	added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are
	added. The result is stored in the specified Data Memory.
Operation	[m] ← ACC + [m] + C
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The
	result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The
	result is stored in the Accumulator.
Operation	AC ← ACC + x
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
Description	The contents of the specified Data Memory and the Accumulator are added. The
	result is stored in the specified Data Memory.
Operation	[m] ← ACC + [m]
Affected flag(s)	OV, Z, AC, C
AND A,[m]	Logical AND Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical
	AND operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "AND" [m]
Affected flag(s)	Z
AND A,x	Logical AND immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise
	logical AND operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "AND"x
Affected flag(s)	Z
ANDM A,[m]	Logical AND ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical
	AND operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "AND" [m]
Affected flag(s)	Z



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an
	additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1
	Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	[m].i ← 0
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	T0 ← 0
	PDF ← 0
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDTare all cleared. Note that this instruction works in
	conjunction with CLR WDT2 and must be executed alternately with CLR WDT2
	to have effect. Repetitively executing this instruction without alternately executing
	CLR WDT2 will have no effect.
Operation	WDT cleared
	TO ← 0
	PDF ← 0
Affected flag(s)	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDTare all cleared. Note that this instruction works in
	conjunction with CLR WDT1 and must be executed alternately with CLR WDT1
	to have effect. Repetitively executing this instruction without alternately executing
Operation	WDT cleared
	TO ← 0
	PDF ←0
Affected flag(s)	TO, PDF



CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	Z
CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC $\leftarrow \overline{[m]}$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC $\leftarrow$ [m] - 1
Affected flag(s)	Z



HALT Description	Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Date Memory and registers are retained. The WDT and proceeder
	are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared
Operation	$TO \leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	[m] ← [m]+1
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the
<b>0</b>	Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]+1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address.
	Program execution then continues from this new address. As this requires the
	insertion of a dummy instruction while the new address is loaded, it is a two cycle
	instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	ACC ← [m]
Affected flag(s)	None
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	ACC $\leftarrow$ x
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	[m] ← ACC
Affected flag(s)	None
NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None



OR A,[m] Description	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR aparation. The result is stored in the Accumulator.
Operation	ACC $\leftarrow$ ACC "OR" [m]
Affected flag(s)	Z
OR A,x Description	Logical OR immediate data to ACC Data in the Accumulator and the specified immediate data perform a bitwise
Operation	logical OR operation. The result is stored in the Accumulator. ACC $\leftarrow$ ACC "OR" x
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "OR" [m]
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at
	the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded
	with the specified immediate data. Program execution continues at the restored address.
Operation	Program Counter ← Stack
	$ACC \leftarrow x$
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled
	by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt
	was pending when the RETI instruction is executed, the pending Interrupt routine
Operation	will be processed before returning to the main program.
Operation	$FMI \leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7
	rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i = 0~6) [m].0 ← [m].7
Affected flag(s)	None



RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7
	rotated into bit 0. The rotated result is stored in the Accumulator and the contents
	of the Data Memory remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i = 0~6)
	ACC.0 ← [m].7
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1
	bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	[m].(i+1) ← [m].i; (i = 0~6)
	[m].0 ← C
	C ← [m].7
Affected flag(s)	C
0( )	
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit
	7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The
	rotated result is stored in the Accumulator and the contents of the Data Memory
	remain unchanged.
Operation	ACC.(i+1) ← [m].i; (i = 0~6)
	ACC.0 ← C
	C ← [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0
	rotated into bit 7.
Operation	[m].i ← [m].(i+1); (i = 0~6)
	[m].7 ← [m].0
Affected flag(s)	None
0( )	
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit
	with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the
	contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6)
•	ACC.7 ← [m].0
Affected flag(s)	None
0( )	
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by
	1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	[m].i ← [m].(i+1); (i = 0~6)
	[m].7 ← C
	C ← [m].0
Affected flag(s)	C

.



RRCA [m] Description	Rotate Data Memory right through Carry with result in ACC Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i = 0~6) ACC.7 ← C C ← [m].0
Affected flag(s)	C
SBC A,[m] Description	Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation Affected flag(s)	$ACC \leftarrow ACC - [m] - \overline{C}$ OV, Z, AC, C
SBCM A.Im1	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] — 1 Skip if [m] = 0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following
Operation	instruction. ACC $\leftarrow$ [m] — 1
Affected flag(s)	Skip if ACC = 0 None



SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	[m] ← FFH
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].1 ← 1
Affected flag(s)	None
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] + 1 Skip if [m] = 0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	ACC ← [m] + 1
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if [m].i ≠ 0
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C



SUBM A,[m] Description Operation	Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUB A,x Description	Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation Affected flag(s)	$ACC \leftarrow ACC - x$ OV, Z, AC, C
SWAP [m] Description	Swap nibbles of Data Memory The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation Affected flag(s)	[m].3~[m].0↔[m].7 ~ [m].4 None
SWAPA [m] Description	Swap nibbles of Data Memory with result in ACC The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC.3 ~ ACC.0 $\leftarrow$ [m].7 ~ [m].4
Operation	ACC.7 ~ ACC.4 ← [m].3 ~ [m].0
Affected flag(s)	None
SZ [m] Description	Skip if Data Memory is 0 If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m] = 0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	ACC ← [m] Skip if [m] = 0
Affected flag(s)	None



SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i = 0
Affected flag(s)	None
TABRD [m]	Read table to TBLH and Data Memory
Description	The program code addressed by the table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "XOR" [m]
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	[m] ← ACC "XOR" [m]
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	ACC ← ACC "XOR" x
Affected flag(s)	Z



## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the Holtek website (http://www.holtek.com.tw/english/literature/package.pdf) for the latest version of the package information.

D

### 16-pin DIP (300mil) Outline Dimensions



Fig1. Full Lead Packages

### MS-001d (see fig1)





Fig2. 1/2 Lead Packages

Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.780	_	0.880
В	0.240	_	0.280
С	0.115	_	0.195
D	0.115	_	0.150
E	0.014	_	0.022
F	0.045	_	0.070
G	_	0.100	—
Н	0.300	—	0.325
	—	0.430	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	19.81	_	22.35
В	6.10	_	7.11
С	2.92	_	4.95
D	2.92		3.81
E	0.36	_	0.56
F	1.14	—	1.78
G	_	2.54	—
Н	7.62	—	8.26
I		10.92	_



### MS-001d (see fig2)

Currence al	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.735		0.775
В	0.240	_	0.280
С	0.115	_	0.195
D	0.115	_	0.150
E	0.014	_	0.022
F	0.045	_	0.070
G	_	0.100	—
Н	0.300	—	0.325
1		0.430	_

Cumphical	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	18.67	_	19.69
В	6.10	_	7.11
С	2.92		4.95
D	2.92	_	3.81
E	0.36		0.56
F	1.14	_	1.78
G		2.54	
Н	7.62	_	8.26
I		10.92	



## MO-095a (see fig2)

Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.745	_	0.785
В	0.275	_	0.295
С	0.120	_	0.150
D	0.110		0.150
E	0.014	—	0.022
F	0.045		0.060
G		0.100	—
Н	0.300	_	0.325
I		0.430	—

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	18.92	_	19.94
В	6.99	_	7.49
С	3.05	_	3.81
D	2.79	_	3.81
E	0.36	_	0.56
F	1.14	_	1.52
G	_	2.54	—
Н	7.62	_	8.26
I		10.92	



# 16-pin NSOP (150mil) Outline Dimensions





### MS-012

Cumhal	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	0.228	_	0.244
В	0.150	_	0.157
С	0.012		0.020
C'	0.386	—	0.402
D	_	_	0.069
E	—	0.050	—
F	0.004		0.010
G	0.016	—	0.050
Н	0.007	_	0.010
α	0°		8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	5.79	_	6.20
В	3.81	_	3.99
С	0.30	—	0.51
C'	9.80	_	10.21
D	_	_	1.75
E	_	1.27	—
F	0.10	_	0.25
G	0.41	_	1.27
Н	0.18	_	0.25
α	0°		8°



## **Reel Dimensions**



## SOP 16NSOP (150mil)

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0+0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	16.8+0.3/-0.2
T2	Reel Thickness	22.2±0.2



## Carrier Tape Dimensions



### 16-pin NSOP (150mil)

Symbol	Description	Symbol Description Dimensions in mm
W	Carrier Tape Width	16.0±0.3
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	7.5±0.1
D	Perforation Diameter	1.55+0.10/-0.00
D1	Cavity Hole Diameter	1.50+0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.5±0.1
B0	Cavity Width	10.3±0.1
K0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	13.3±0.1



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

### Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

### Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722

### Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

### Copyright<sup>®</sup> 2012 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.