TOSHIBA

TOSHIBA Original CMOS 8-Bit Microcontroller

TLCS-870 Series

TMP87CH21CFG, TMP87CM21CFG
TMP87CP21CFG, TMP87CH21CDFG
TMP87CM21CDFG, TMP87CP21CDFG

TOSHIBA CORPORATION

Semiconductor Company

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Pb free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a temporary substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

1. Part number

Example: TMPxxxxxxFG TMPxxxxxxFG

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C

LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

1. Part number

2. Package code and dimensions

Previous Part Number (in Body Text)	Previous Package Code (in Body Text)	New Part Number	New Package Code	ОТР
TMP87CH21CF	P-QFP80-1420-0.80B	TMP87CH21CFG	QFP80-P-1420-0.80M	TMP87PP21FG
TMP87CH21CDF	P-LQFP80-1212-0.50A	TMP87CH21CDFG	LQFP80-P-1212-0.50F	TMP87PP21DFG
TMP87CM21CF	P-QFP80-1420-0.80B	TMP87CM21CFG	QFP80-P-1420-0.80M	TMP87PP21FG
TMP87CM21CDF	P-LQFP80-1212-0.50A	TMP87CM21CDFG	LQFP80-P-1212-0.50F	TMP87PP21DFG
TMP87CP21CF	P-QFP80-1420-0.80B	TMP87CP21CFG	QFP80-P-1420-0.80M	TMP87PP21FG
TMP87CP21CDF	P-LQFP80-1212-0.50A	TMP87CP21CDFG	LQFP80-P-1212-0.50F	TMP87PP21DFG

^{*:} For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device,

Lead solderability of Pb-free devices (with the G suffix)

Test	Test Conditions	Remark
Solderability	(1) Use of Lead (Pb) ·solder bath temperature = 230°C ·dipping time = 5 seconds ·the number of times = once ·use of R-type flux (2) Use of Lead (Pb)-Free ·solder bath temperature ≥ 245°C ·dipping time = 5 seconds ·the number of times = once ·use of R-type flux	Leads with over 95% solder coverage till lead forming are acceptable.

II

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
 use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
 parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations that
 regulate the inclusion or use of controlled substances. Joshiba assumes no liability for damage or losses occurring
 as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

5. Publication date of the datasheet


The publication date of this datasheet is printed at the lower right corner of this notification.



III 22008-03-06


(Annex)

Package Dimensions



LQFP80-P-1212-0.50F

Unit: mm



CMOS 8-Bit Microcontroller


TMP87CH21CF, TMP87CM21CF, TMP87CP21CF TMP87CH21CDF, TMP87CM21CDF, TMP87CP21CDF

The TMP87CH21C/M21C/P21C are the high speed and high performance 8-bit single chip microcomputers. These MCU contain, large ROM, RAM, input/output ports, LCD driver, 8-bit AD converter, four multi-function timer/counters, two serial interfaces, and two clock generators on chip.

Product No.	ROM	RAM	Package	ОТР МСИ
TMP87CH21CF	16 K 0 hita		P-QFP80-1420-0.80B	TMP87PP21F
TMP87CH21CDF	16 K × 8 bits	1 14 0 1-14-	P-LQFP80-1212-0.50A	TMP87PP21DF
TMP87CM21CF	22 K 0 h	1 K × 8 bits	P-QFP80-1420-0.80B	TMP87PP21F
TMP87CM21CDF	32 K × 8 bits		P-LQFP80-1212-0.50A	TMP87PP21DF
TMP87CP21CF	40 K 0 hita	2 K 9 hita	P-QFP80-1420-0.80B	TMP87PP21F
TMP87CP21CDF	48 K × 8 bits	2 K × 8 bits	P-LQFP80-1212-0.50A	TMP87PP21DF

Features

- ◆8-bit single chip microcomputer TLCS-870 Series
- •Instruction execution time: $0.5 \mu s$ (at 8 MHz), 122 μ s (at 32.768 kHz)
- ◆ 129 types and 412 basic instructions
 - Multiplication and Division (8 bits x 8 bits, 16 bits x 8 bits) : 3.5 μ s (at 8 MHz)
 - Bit manipulations (Set/Clear/Complement/Load/Store/Test/Exclusive OR)
 - 16-bit data operations
 - 1-byte jump/call (Short relative jump/Vector call)
- 14 interrupt sources (External: 5, Internal: 9)
 - All sources have independent latches each, and nested interrupt control is available
 - 4 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover



- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

TOSHIBA

- ◆10 input/output ports (Max 52 pins)
- ◆Two 16-bit timer/counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- ◆Two 8-bit timer/counters
 - Timer, Event counter, Capture (Pulse width/duty measurement),
 PWM output, PDO modes
- ◆Time Base Timer (Interrupt frequency: 1 Hz to 16348 Hz)
- ◆ Divider output function (frequency: 1 kHz to 8 kHz)
- ◆Watchdog Timer
- ◆Two 8-bit serial interfaces
 - Each 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- **♦**LCD driver
 - With displaymemory
 - LCD direct drive capability (Max 32 seg x 4 com)
 - 1/4, 1/3, 1/2 duty or static drive are programmably selectable.
- ◆8-bit successive approximate type AD converter with sample and hold
 - 8 analog inputs
 - Conversion time: 23 μ s/92 μ s (at 8 MHz)
- ◆Dual clock operation
- ◆ Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery/Capacitor back-up.

Port output hold/high-impedance.

• SLOW mode: Low power consumption operation using

low-frequency (lock (32,768 kHz).

• IDLE1 mode: CPU stops, and Reripherals operate using

high-frequency clock. Release by interrupts.

• IDLE2 mode: CPUstops, and Peripherals operate using high and

løw frequency clock. Release by interrupts.


• SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock.

Release by interrupts.


◆Operating Voltage: 2.7 to 5.5 V at 4.2 MHz/32.768 kHz, 4.5 to 5.5 V at 8 MHz/32.768 kHz


◆Emulation Pod: BM87€P23F0A

♦MCU probe: PN120004




Pin Assignments (Top View)





Block Diagram



Pin Functions

Pin Name	Input/Output	Func	tion				
P17, P16	1/0	8-bit programmable input/output port					
P15 (TC2)	I/O (Input)	(tri-state).	Timer/Counter 2 input				
P14 (PPG)		Each bit of this port can be individually	Programmable pulse generator output				
P13 (DVO)	I/O (Output)	configured as an input or an output under software control.	Divider output				
P12 (INT2/TC1)		When used as timer/counter in or external interrupt input, the input mode should be	External interrupt input 2 or Timer/Counter 1 input				
P11 (INT1)	I/O (Input)	set. When used as PPG output or divider	External interrupt 1 input				
P10 (ĪNT0)		output, the output mode should be set and the latch must be set to "1".	External interrupt 0 input				
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 kHz).				
		(\bigcirc)	For inputting external clock, XTIN is used				
P21 (XTIN)	I/O (Input)	When used as an input port, the latch must be set to "1".	and XTOUT is opened.) External interrupt input 5 or \$TOP mode release signal input				
P20 (INT5/STOP)		5-bit input/output port with latch.					
P34 to P30	1/0	When used as input port, the latch must be	set to "1".				
P47 (SO2)	I/O (Output)	8-bit input/output port with latch.	SIO2 serial data output				
P46 (SI2)	I/O (Input)		SIO2 serial data input				
P45 (SCK2)	I/O (I/O)	When used as input port or a STO input/output, PWM/PDO output or	SIQ2 serial clock input/output				
P44 (SO1)	I/O (Output)	external interrupt input, the latch must be	SIQ1 serial data output				
P43 (SI1)	I/O (Input)	set to "1".	SIO1 serial data input				
P42 (SCK1)	I/O (I/O)		SIO1 serial clock input/output				
P41 (PWM/PDO)	I/O (Output)		8-bit PWM output, 8-bit programmable divider output				
P40 (INT3/TC3)	I/O (Input)		External interrupt 3 input, Timer/Counter 3 input				
P57 (AIN07) to		8-bit programmable input/output port (tri-state). Each bit of the port can be	AD converter analog inputs				
P50 (AIN00)	I/Q (Input)	individually configured as an input or an output under software control.					
		When used as analog input, the input mode should be set.					
SEG31 (P70) to SEG24 (P77)	Output (I/O)	8-bit input/output port with latch.	LCD segment outputs. When used as				
SEG23 (P60) to SEG16 (P67)	Output (I/O)	When used as an input port, the latch	segment output, the control register of				
SEG15 (P90) to SEG12 (P93)	Output (I/O)	must be set to "1".	P6, P7 and P9 must be set to "1".				
SEG11 to SEG0	Output	LCD segment outputs					
COM3 to COM0	Output	LCD common outputs					
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.					
RESET	1/0	Reset signal input or watchdog timer output/address-trap-reset output					
TEST	Input	Test pin for out-going test. Be fixed to low.					
VDD, VSS	Power Supply	2.7 to 5.5 V, 0 V (GND)					
VAREF, VASS	. Otto: Juppiy	Analog reference voltage inputs (High, Low)					
VLC	LCD drive power s	upply.					

Note: Always keep N.C. pins open.

2002-10-31

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Maps

The TLCS-870 Series is capable of addressing 64 K bytes of memory. Figure 1-1 shows the memory address maps of the TMP87CH21C/M21C/P21C. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all-I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

1.2 Program Memory (ROM)

The TMP87CH21C has a $16K \times 8$ -bit (addresses C000_H to FFFF_H), the TMP87CM21C has a 32 $K \times 8$ -bit (addresses 8000_H to FFFF_H), and the TMP87CP21C has a $48K \times 8$ -bit (addresses 4000_H to FFFF_H) of program memory (mask programmed ROM).

Addresses FF00_H to FFFF_H in the program memory can also be used for special purposes.

- (1) Interrupt / Reset vector table (addresses FFE0_H to FFFF_H)

 This table consists of a reset vector and 15 interrupt vectors (2 bytes/vector). These vectors store a reset start address and interrupt service routine entry addresses.
- (2) Vector table for vector call instructions (addresses FFC0_H to FFDF_H)

 This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).
- (3) Entry area (addresses FF00_H to FFFF_H) for page call instructions

 This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H to FFBF_H are normally used because address FFC0_H to FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

Example: The relationship between the jump instructions and the PC.

- ① 5-bit PC-relative jump [JRS cc, \$ +2+d] E8C4H: JRS 7, \$ +2+08H

 When JF = 1, the jump is made to E8CEH, which is 08H added to the contents of the PC. (The PC contains the address of the instruction being executed +2; therefore, in this case, the PC contents are E8C4H + 2 = E8C6H.)
- 2 8-bit PC-relative jump [JR cc, \$+2+d] E8C4H: JR Z, \$+2+80H
 When ZF = 1, the jump is made to E846_H, which is FF80_H (-128) added to the current contents of the PC.
- 3 16-bit absolute jump [JP a] E8C4H: JP 0C235H

 An unconditional jump is made to address C235H. The absolute jump instruction can jump anywhere within the entire 64 K-bytes space.




Figure 1-2. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e.g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple jump processing can easily be programmed.

Example 1: Loads the ROM contents at the address specified by the HL register pair contents into the accumulator (TMP87CH21C: HL≧ C000_H).

LD A, (HL) ; A←ROM (HL)

Example 2: Converts BCD to 7-segment code (common anode LED). When $A = 05_H$, 92_H is output to port P6 after executing the following program:

ADD A, TABLE -\$-4; P6 \leftarrow ROM (TABLE + A)

LD (P6), (PC+A)

JRS T, SNEXT

TABLE: DB 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0D8H, 80H, 98H

Note 1: "\$" is a header address of ADD instruction.

Note 2: DB is a byte data difinition instruction.

Example 3: N-way multiple jump in accordance with the contents of accumulator $(0 \le A \le 3)$:

SHLC A ; if $A = 00_H$ then $PC \leftarrow C234_H$ JP (PC + A) if $A = 01_H$ then $PC \leftarrow C378_H$

if $A = 02_H$ then $PC \leftarrow DA37_H$ if $A = 03_H$ then $PC \leftarrow E1B0_H$

DW 0C234H, 0C378H, 0DA37H, 0E1B0H

Note: DW is a word data definition instruction.

	_					
SHLC A						
– JP	(PC + A) —					
	34					
	C2					
	78					
	C3					
	37					
	DA					
	В0					
	E1					

1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFFF_H and FFFE_H) is loaded into the PC; therefore, program execution is possible from any desired address. For example, when CO_H and 3E_H are stored at addresses FFFF_H and FFFE_H, respectively, the execution starts from address CO3E_H after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address C123_H is being executed, the PC contains C125_H.




Figure 1-3. Program Counter

1.4 Data Memory (RAM)

The TMP87CH21C/M21C have a $1K \times 8$ bits (addresses 0040_H to $043F_H$), and the TMP87CP21C has a $2K \times 8$ bits (address 0040_H to $083F_H$) of data memory (static RAM). Figure 1-4 shows the data memory map. Addresses 0000_H to $00FF_H$ are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_H to $00FF_H$ in the data memory can also be used for user flags or user counters.

Example 1: If bit 2 at data memory address 00C0_H is "1", 00_H is written to data memory at address 00E3_H; otherwise, FF_H is written to the data memory at address 00E3_H.

TEST (00C0H).2 ; if $(00C0_H)_2 = 0$ then jump

JRS T,SZERO

CLR (00E3H) ; $(00E3_{\text{H}}) \leftarrow 00_{\text{H}}$

JRS T,SNEXT

SZERO: LD (00E3H), 0FFH ; (00E3H) \leftarrow FFH

SNEXT:

Example 2: Increments the contents of data memory at address $00F5_{H_2}$ and clears to 00_H when 10_H is

exceeded.

INC (00F5H) (00F5H) \leftarrow (00F5H) \leftarrow (00F5H) + 1 (00F5H) \leftarrow (00F5H) \wedge 0FH

General-purpose register banks (8 registers × 16 banks) are also assigned to the 128 bytes of addresses 0040_H-00BF_H. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_H is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory except the register bank area. The stack depth is limited only by the free data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

With the TMP87CH21C/M21C/P21C, programs in data memory cannot be executed. If the program counter indicates a specific data memory address (addresses 0040_H to 043F_H for TMP87CH21C/M21C, address 0040_H to 083F_H for TMP87CP21C), an address-trap-reset is generated due to due to bus error. (Output from the RESET pin goes low.)

Example 1: Clears RAM to "00H" except the bank 0 (TMP87CH21C/M21C)

HL, 0048H ; Sets start address to HL register pair


Sets initial data (00_H) to A register

BC, 03FZH , Sets number of byte to BC register pair SRAMCLR: LD (HL +), A

DEC BC

JRS F, SRAMCLR

Note: The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpuse registers are mapped in the RAM; therefore, do not clear RAM at the current bank addresses.



1.5 General-purpose Register Banks

General-purpose registers are mapped into addresses 0040_H to 00BF_H in the data memory as shown in Figure 1-4. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-5 shows the general-purpose register banks configuration.




Figure 1-5. General-purpose Register Banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) A, WA

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

Example 1: ADD A, B ; Adds B contents to A contents and stores the result into A.

Example 2: SUB WA, 1234H ; Subtracts 1234H from WA contents and stores the result into WA.

Example 3: SUB E, A ; Subtracts A contents from E contents, and stores the result into E.

(2) HL, DE

The HL and DE-specify a memory address. The HL register pair functions as data pointer (HL) /index register (HL+d) /base register (HL+C), and the DE register pair function as a data pointer (DE). The HL also has an auto-post- increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

Example 1: LD A, (HL + 52H); Loads the memory contents at the address specified by HL into A.

Loads the memory contents at the address specified by the value obtained by adding 52H to HL contents into A.

Loads the memory contents at the address specified by the value obtained by adding the register C contents to HL contents into A.

Example 4: LD A, (HL + C); Loads the memory contents at the address specified by HL into A.

Then increments HL.

Example 5: LD A, (-HL); Decrements HL. Then loads the memory contents at the address specified by new HL into A.

3-21C-13 2002-10-31

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

Example 6: Block transfer

LD B, m; m = n - 1 (n: Number of bytes to transfer)
LD HL, DSTA; Sets destination address to HL
LD DE, SRCA; Sets source address to DE

LD DE, SRCA ; Sets source address to D SLOOP: LD (HL), (DE) : HL←DE

LD (HL), (DE) ; $HL \leftarrow DE$ INC HL ; $HL \leftarrow HL + 1$ INC DE ; $DE \leftarrow DE + 1$ DEC B ; $B \leftarrow B - 1$

JRS F, SLOOP ; if $B \ge 0$ then loop

(3) B, C, BC

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 ③ above) and as a divisor register for the division instruction [DIV gg, C].

Example 1: Repeat processing

SREPEAT: Processing ; Sets n as the number of repetitions to B (n + 1 times processing)

DEC B

JRS F, SREPEAT

Example 2: Unsigned integer division (16-bit ÷ 8-bit)

DIV WA, C Divides the WA contents by the C contents, places the quotient in A and the remainder in W.

The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flag, the RBS is assigned to address 003FH in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW], [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.

Example 1: Incrementing the RBS

INC (003FH) \rightarrow RBS \leftarrow RBS + 1

Example 2: Reading the RBS

LD A, (003FH); $A \leftarrow PSW (A_{3-0} \leftarrow RBS, A_{7-4} \leftarrow Flags)$

Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN]; therefore, there is no need for the RBS save/restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving /restoring registers during interrupt task using bank changeover.

PINT1: LD RBS, n ; RBS \leftarrow n (Bank changeover)

Interrupt processing

RETI ; Maskable interrupt return (Bank restoring)

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address 003F_H in the SFR.

The RBS can be read and written using the memory access instruction (e. g. [LD A, (003FH)], [LD (003FH)), A], however the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected.

[PUSH PSW] and [POP PSW] are the PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2 bank 2 is currently selected. During reset, the RBS is initialized to **"0"**. Figure 1-6. PSW (Flags, RBS) Configuration



1.6.2 Flags

The flags are configured with the upper 4 bits: a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, \$ + 2 + d]/[JRS cc, \$ + 2 + d]. After reset, the jump status flag is initialized to "", other flags are not affected.

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is 00H (for 8-bit operations and data transfers)/0000_H (for 16-bit operations); otherwise the ZF/is/cleared to "0".

During the bit manipulation instructions [SET, CLR, and CRL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00H (divided by zero error), or when the quotient is 100H or higher (overflow error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.

Example:

Bit manipulation (The result of exclusive-OR between bit 5 content of address 07H and bit 0 content of address 9AH is written to bit 2 of address 01H.)

LD CF (0007H) . 5 ; $(0001_{\text{H}})_2 \leftarrow (0007_{\text{H}})_5 \vee (009A_{\text{H}})_0$ XOR CF, (009AH).0

(0001H).2, CF

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8-bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Example: BCD operation

(The A becomes 47_H after executing the following program when A = 19_H , B = 28_H)

ADD A, B ; $A \leftarrow 41_H$, $HF \leftarrow 1$

DAA A ; $A \leftarrow 41_H + 06_H = 47_H \text{ (decimal-adjust)}$

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e. g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions (JR, T/F, +2+d], [JRS T/F, +2+d] (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, \$ + 2 + d] and [JR T, \$ + 2 + d] can be regarded as an unconditional jump instruction.

Example: Jump status flag and conditional jump instruction

INC A

:

JRS T, SLABLE1; Jump when a carry is caused by the immediately

operation instruction.

LD A, (HL)

JRS T, SLABLE2; JF is set to "1" by the immediately preceding instruction,

making it an unconditional jump instruction.

Example: The accumulator and flags become as shown below after executing the following

instructions when the WA register pair, the HL register pair, the data memory at address 00C5_H, the carry flag and the half carry flag contents being "219A_H", "00C5_H", "D7_H",

"1" and "0", respectively.

						1			_ \ \ /					
1	struction	Acc. after	Flag	after	execu	tion		Instruction		Acc. after	Flag after execution			
l ir	istruction	execution	(JE	ΖĘ	CF	HF				execution	JF	ZF	CF	HF
ADDC	A, (HL)	72	7	_ 0/	1	1		INC	A	9В	0	0	1	0
SUBB	A, (HL)	C2(()	71	0	1	0	4	ROLC	A	35	1	0	1	0
СМР	A, (HL)	9A\\<		0	1	9	1	RORC	À	CD	0	0	0	0
AND	A, (HL) //	92	0	0 {	1	60		APP	WA, 0F508H	16A2	1	0	1	0
LD	A, (HL)	//D7	1	0	1	0	//	MUL	W, A	13DA	0	0	1	0
ADD	A, 66H	90	1	(1	1	7		SET	A.5	BA	1	1	1	0

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction [CALL a] / [CALLP n] / [CALLV n], the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PC_H and PC_L). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PCL is popped first, followed by PCH and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is post-decremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is pre-incremented when a return or a pop instruction is executed. Figure 1-8 shows the stacking order.





Figure 1-7. Stack Pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn; 16-bit immediate data, gg; register pair).



LD SP, 043FH ; SP←043F_H

Example 2: To read the SP

LD HL, SP ; HL←SP




Figure 1-8. Stack

1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1-9. System Clock Controller

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the system clock controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) and low-frequency (fs) clocks can be easily obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin with the XOUT/XTOUT pin not connected. The TMP87CH21C/M21C/P21C are not provided an RC oscillation.




Figure 1-10. Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency: /

Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by making the program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions:

- 1 Generation of main system clock
- ② Generation of divider output (DVO) pulses
- 3 Generation of source clocks for time base timer
- Generation of source clocks for watchdog timer
- ⑤ Generation of internal source clocks for timer/counters TC1 to TC3 and TC5
- 6 Generation of internal clocks for serial interfaces SIO1 and SIO2
- (7) Generation of warm-up clocks for releasing STOP mode
- 8 Generation of clocks for releasing reset output
- Generation of base clocks for LCD driver/controller

(1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters. An input clock to the 7th stage of the divider depends on the operating mode and DV7CK (bit 4 in TBTCR) shown in Figure 1-11 as follows.

During reset and at releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.

- ① In the single-clock mode
 A divided-by-256 of high-frequency clock (fc/28) is input to the 7th stage of the divider.
 Do not set DV7CK to "1" in the single-clock mode.
- ② In the dual-clock mode

 During NORMAL2 or IDLE2 mode (SYSCK = 0), an input clock to the 7th stage of the divider can
 be selected either "fc/28" or "fs" with DV7CK.

 During SLOW or SLEEP mode (SYSCK = 1), fs is automatically input to the 7th stage. To input
 clock to the 1st stage is stopped; output from the 1st to 6th stages is also stopped.




Figure 1-11. Configuration of Timing Generator




Figure 1-12. Timing Generator Control Register

(2) Machine Cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.




Figure 1-13. Machine Cycle

1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-14 shows the operating mode transition diagram and Figure 1-15 shows the system control registers. Either the single-clock or the dual-clock mode can be selected by an option during reset. TMP87PP21 is fixed on the single-clock mode after reset release. (when using the dual-clock mode, turn on the oscillation circuits for the low-frequency clocks at the beginning of program.)

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. In the single-clock mode, the machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz).

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. In the case where the single-clock mode has been selected as an option, the TMP87CH21C/M21C/P21C are placed in this mode after reset.

② IDLE1 mode/

In this mode, the internal oscillation circuit remains active, and the CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock). IDLE1 mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the instruction which follows IDLE mode start instruction.

3 STOP1 mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP1 mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP1 mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.

(2) Dual-clock mode

Both high-frequency and low-frequency oscillation circuits are used in this mode. Pins P21 (XTIN) and P22 (XTOUT) cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] (0.5 μ s at fc = 8 MHz) in NORMAL2 and IDLE2 modes, and 4/fs [s] (122 μ s at fs = 32.768 kHz) in SLOW and SLEEP modes. Note that the TMP87PP21 is placed in the single-clock mode during reset.

To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2).XTEN] instruction.

① NORMAL2 mode

In this mode, the CPU core operates using the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock. In case that the dual-clock mode has been selected by an option, the TMP87CH21C/M21C/P21C are placed in this mode after reset.

2 SLOW mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock. Switching back and forth between NORMAL2 and SLOW modes is performed by the system control register 2.

3 IDLE2 mode

In this mode, the internal oscillation circuits remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

4 SLEEP mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high- frequency clock are halted; however, on-chip peripherals remain active (operate using the low-frequency clock). Starting and releasing of SLEEP mode is the same as for IDLE1 mode, except that operation returns to SLOW mode.

⑤ STOP2 mode

As in STOP1 mode, all system operations are halted in this mode.




Figure 1-14. Operating Mode Transition Diagram

System Control Register 1 SYSCR1 STOP RELM RETM OUTEN (Initial value: 0000 00**) WUT (0038_{H}) 0: CPU core and peripherals remain active **STOP** STOP mode start 1: CPU core and peripherals are halted (start STOP mode) 0: Edge-sensitive release/ RELM Release method for STOP mode 1: Level-sensitive release 0: Return to NORMAL mode Operating mode after STOP mode R/W **RETM** 1: Return to SLOW mode Port output control during STOP mode 0: High-impedance OUTEN 1: Remain unchanged 00: 3×2^{19} /fc or 3×2^{13} /fs [s] Warming-up time at releasing STOP 218/fc or 2^{/13}/fs WUT 01: mode 1*: Reserved Note 1: Always set RETM to "0" when transiting from NORMAL1 mode to STOP1 mode and from NORMAL2 mode to STOP2 mode. Always set RETM to "1" when transiting from SLOW mode to STOP2 mode. Note 2: When STOP mode is released with RESET pin input, a return is made to NORMAL mode regardless of the RETM contents. Note 3: fc: High-frequency clock [Hz] fs: Low-frequency clock [Hz] *: Don't care Note 4: Bits 1 and 0 in SYSCR1 are read in as undefined data when a read instruction is executed. Note 5: When the STOP mode is started by specifying OUTEN = "0", the internal input of port is fixed to "0" and the interrupt of the falling edge may be set. System Control Register 2 SYSCR2 (Initial value: 10/100 ****) XEN XTEN SYSCK IDLE (0039_{H}) 0: Turn off oscillation XEN High-frequency oscillator control 1: Turn on oscillation 0: Turn off oscillation **XTEN** Low-frequency oscillator control 1く Turn on oscillation R/W Main system clock select (write)/main -0: High-frequency clock SYSCK system clock monitor (read) 1: Low-frequency clock 0: CPU and watchdog timer remain active **IDLE** IDLE mode start 1: CPU and watchdog timer are stopped (start IDLE mode) Note 1: A reset is applied (RESET pin output goes low) if both XEN and XTEN are cleared to "0". Note 2: Do not clear XEN to "0" when SYSCK = 0, and do not clear XTEN to "0" when SYSCK = 1. Note 3: WDT: watchdog timer, *: Don't care Note 4! Bits 3 to 0 in SYSCR2 are always read in as "1" when a read instruction is executed. Note 5: An optional initial value can be selected for XTEN. Always specify when ordering ES (engineering sample). XTEN: operating mode after reset 0 Single-clock mode (NORMAL1) Dual-clock mode (NORMAL2) 1 The instruction for specifying Masking Option (Operating Mode) in ES Order Sheet is described in ADDITIONAL INFORMATION "Notice for Masking Option of TLCS-870 series" section 8.

Figure 1-15. System Control Registers

2002-10-31

1.8.4 Operating Mode Control

(1) STOP mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers (except for DBR) and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- 3 The divider of the timing generator is cleared to "0".
- 4 The program counter holds the address of the instruction following the instruction which started the STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

Note: In STOP Mode changes in external interrupt signals may cause interrupt latches to be set to 1 and interrupt routines to be started immediately after exiting STOP Mode. Therefore be sure to enter STOP Mode only after disabling interrupts. Also, when enabling interrupts after exiting STOP Mode, be sure to first clear interrupt latches for interrupts not to be used.

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and long term battery back-up.

When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example: Starting STOP mode with an INT5 interrupt.

To reject noise, the STOP mode does not start if PINT5: **TEST** (P/2)/. ()\ ě,<sint5 JRS port P20 is at high (SYSCR1), 01000000B LD Sets up the level-sensitive release mode. (SYSCR1).7 Starts STOP mode Set (IL),1110011101010111B **JDW** ; IL12, 11, 7, 5, $3 \leftarrow 0$ SINT5: RETI




Figure 1-16. Level-sensitive Release Mode

Note 1: After warm-up start, even if STOP pin input is low again, STOP mode does not restart.

Note 2: When changing to the level-sensitive release mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.

Example: Starting STOP mode operation in the edge-sensitive release mode LD (SYSCR1), 10000000B




Figure 1-17. Edge-sensitive Release Mode

STOP mode is released by the following sequence:

- ① When returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on; when returning to SLOW mode, only the low-frequency clock oscillator is turned on. When returning to NORMAL 1, only the high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- (3) When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1).7]). The start is made after the divider of the timing generator is cleared to "0".


Retu	rn to NORMAL1 mode	Return to SLOW mode			
WUT	At fc = 4.194304 MHz	WUT	At fs = 32.768 kHz		
$3 \times 2^{19}/\text{fc}$ [s] $2^{19}/\text{fc}$	375 [ms] 125 🔿	196.6 [ms] 65.5	3 × 2 ¹³ /fs [s] 2 ¹³ /fs	750 [ms] 250	

Table 1-1. Warming-up Time example

Note: The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.

After reset, the TMP87CH21C/M21C/P21C are placed in NORMAL mode (the TMP87PP21 is placed in NORMAL1 mode).



Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode (IDLE1, IDLE2, SLEEP)

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- 3 The program counter holds the address of the instruction following the instruction which started IDLE mode.

Example: Starting IDLE mode.

SET (SYSCR2).4

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE1 to NORMAL1, from IDLE2 to NORMAL2, and from SLEEP to SLOW mode.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request.

Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]). The interrupt latch (IL) of the interrupt source for releasing the IDLE mode must be cleared to "0" by load instruction.




Figure 1-19. IDLE Mode


b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 (INTO pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

IDLE mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the TMP87CH21C/M21C/P21C are placed in NORMAL mode (the TMP87PP21 is placed in NORMAL1 mode).

Note: When a watchdog timer interrupt is generated immediately before the IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.





(3) SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2) and the timer/counter 2 (TC2).

a. Switching from NORMAL2 mode to SLOW mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock. Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 2 (TC2) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Note: The high frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high frequency clock when switching from SLOW mode to STOP mode.

Example 1: Switching from NORMAL2 mode to SLOW mode.

SET (SYSCR2).5; SYSCK←1 (Switches the main system clock to the

Tow-frequency clock)

CLR (SYSCR2).7 ; XEN←0 (turns off high-frequency oscillation)

Example2: Switching to SLOW mode after low-frequency clock oscillation has stabilized.

LD (TC2CR), 14H ; Sets TC2 mode

(timer mode, source clock! fs)

LDW (TREG2), 8000H; Sets warming-up time

(according to Xtal characteristics)

SET (EIRH), EF14 ; Enables INTTC2

LD (TC2CR), 34H); Starts TC2

LD (TC2CR), 10H ; Stops TC2

SET (SYSCR2).5 ; SYSCR

CLR (SYSCR2).7 ; $XEN \leftarrow 0$

RETI (V/

PINTTC2:

VINTTC2: DW PINTTC2 ; INTTC2 vector table

b. Switching from SLOW mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 2 (TC2), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

After the SYSCK is cleared to "0", the CPU core operate using low frequency clock when Note1: the main system clock is switching from low frequency clock to high frequency clock.

Note2: SLOW mode can also be released by setting the RESET pin/low, which immediately performs the reset operation. After reset, the TMP87CH21C/M21C/P21C are placed in NORMAL mode. (The TMP87PP21 is placed in NORMAL1 mode)

Switching from SLOW mode to NORMAL2 mode Example:

(fc = 8 MHz, warming-up time is about 7.9 ms).

(turns on high-frequency oscillation) **SET** (SYSCR2).7 XEN←1

LD (TC2CR), 10H Sets TC2 mode

(timer mode, source clock: fc)

LD Sets the warming-up time (TREG2 + 1), 0F8H;

(according to frequency and resonator characteristics)

SET (EIRH), EF14 Enables INTTC2 LD

(TC2CR), 30H Starts TC2


Stops TC2 PINTTC2: LD (TC2CR), 10H

> CLR (SYSCR2).5 SYSCK←0⁄ (Switches the main system clock to the

high-frequency clcok)

RETI

VINTTC2: DW PINTT(2) INTTC2 vector table



1.9 Interrupt Controller

The TMP87CH21C/M21C/P21C each has a total of 14 interrupt sources: 5 externals and 9 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-22 shows the interrupt controller.

Table 1-2.	Inte	errupt Sources

	I	nterrupt Source	Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/ External	(Reset)		Non-Maskable	\Leftrightarrow	EEFEH	High 0
Internal	INTSW	(Software interrupt)	Pseudo	_ <	FFFGH	/ 1
Internal	INTWDT	(Watchdog Timer interrupt)	non-maskable	IL ₂	FFFA _H	2
External	INT0	(External interrupt 0)	IMF = 1, INT0EN = 1	IL ₃	FFF8 _H	3
Internal	INTTC1	(16-bit TC1 interrupt)	IMF · EF ₄ = 1	() K.4\	FFF6 _H	4
External	INT1	(External interrupt 2)	$IMF \cdot EF_5 = 1$	11/5	FFF4 _H	5
Internal	INTTBT	(Time Base Timer interrupt)	IMF · EF6 = 1	IL ₆	FFF2 _H	6
External	INT2	(External interrupt 2)	IMF · EF ₇ = 1)) IL ₇	FFF0 _H	7
Internal	INTTC3	(8-bit TC3 interrupt)	IMF · EF ₈ = 1	IL ₈	FFEE _H	8
Internal	INTSIO1	(Serial Interface 1 interrupt)	IMF · EF ₉ = 1	IL ₉	FFEC _H	9
Internal	INTTC5	(8-bit TC5 interrupt)	IMF · EF10=1	IL ₁₀	FFEA _H	10
External	INT3	(External interrupt 3)	HMF · EF 1 = 1	IL ₁₁	FFE8 _H	11
		Reserved	MF : EF ₁₂ = 1	IL ₁₂	FFE6 _H	12
Internal	INTSIO2	(Serial Interface 2 interrupt)	IMF . EF ₁₃ = 1	IL ₁₃	FFE4 _H	13
Internal	INTTC2	(16-bit TC2 interrupt)	IMF · EF ₁₄ = 1	IL ₁₄	FFE2 _H	14
External	INT5	(External interrupt 5)	IMF · EF ₁₅ = 1	IL ₁₅	FFEO _H	Low 15

(1) Interrupt Latches (IL 15 to 2)


Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

The interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used (Do not clear the IL2 for a watchdog timer interrupt to "0"). Thus, interrupt requests can be cancelled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1: Clears interrupt latches

LDW (IL), 11101000001111111B ; L_{10} to $L_{6}\leftarrow 0$



Example 2: Reads interrupt latches

LD WA, (IL) ; $W \leftarrow IL_H$, $A \leftarrow IL_L$

Example 3: Tests an interrupt latch

TEST (IL).7 ; if $IL_7 = 1$ then jump JR F, SSET

(2) Interrupt Enable Register (EIR)

The interrupt enable registers (EIR) enable and disable the acceptance of interrupts except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupts cannot be nested more than once at the same time.

The EIR consists of an interrupt master enable flag (IMF) and individual interrupt enable flags (EF). These registers are assigned to addresses 003A_H and 003B_H in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

① Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts.

When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address 003A_H in the SFR, and can be read and written by an instruction. IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

2 Individual interrupt enable flags (EF₁₅ to EF₄)

Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of its interrupt, and setting the bit to "0" disables acceptance. The individual interrupt enable flags (EF₁₅ to EF₄) are located on EIRL to EIRH (address: 003AH to 003BH in SFR), and can be read and written by an instruction. During reset, all the individual interrupt enable flags (EF₁₅ to EF₄) are initialized to "0" and all maskable interrupts are not accepted until they are set to "1".

Example 1: Sets individual interrupt enable flags

```
DI ; IMF \leftarrow 0 

LDW (EIRL), 1110100010100000B ; EF<sub>15 to 13</sub>, EF<sub>11</sub>, EF<sub>7</sub>, EF<sub>5</sub> \leftarrow 1 

Note: Do not set IMF 

; IMF \leftarrow 1 

Example 2: Example of description in C 

unsigned int __io (3AH) EIRL ; /* 3AH: address for EIRL */ __DI () ; 

EIRL = 10100000B ; 

EI () ;
```





Figure 1-23. Interrupt Latch (IL) and Interrupt Enable Register (EIR)



1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at fc = 8 MHz in NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

- (1) Interrupt acceptance processing Interrupt acceptance processing is as follows:
 - ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
 - ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
 - ③ The contents of the program counter (PC) and the program status word (PSW) are saved (pushed) onto the stack. (pushed down in order of PSW, PC_H, PC_L). The stack pointer (SP) is three decrements.
 - 4 The entry address of the interrupt service program is read from the vector table address corresponding to the interrupt source, and the entry address is loaded to the program counter.
 - ⑤ The instruction stored at the entry address of the interrupt service program is executed.





Figure 1-24. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction



Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags. However, an acceptance of external interrupt 0 cannot be disabled by the EF; therefore, if disablement is necessary, either the external interrupt function must be disabled in the external interrupt control register (INTOEN) or interrupt processing must be avoided by the program. (When INTOEN = 0, the interrupt latch IL3 is not set, therefore, the falling edge of the INTO pin input cannot be detected.)

Example 1: Disables an external interrupt 0 using INTOEN:

CLR (EINTCR), INTOEN ; INTOEN CO

Example 2: Disables the processing of external interrupt 0 under the software control (using bit 0 at address 00F0_H as the interrupt processing disable switch):

PINTO: TEST (00F0H). 0; Returns without interrupt processing if $(00F0_H)_0 = 1$

JRS T, SINTO

RETI

SINTO: Interrupt processing

RETI

VINTO DW PINTO

(2) General-purpose register-save/restore processing

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeove:

General-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.

Example: Register Bank Changeover

PINTxx : LD RBS, n ; Switches to bank n (1 μ s at 8 MHz)

Interrupt processing

RETI ; Restores bank and Returns





Figure 1-25. Saving/Restoring General-purpose Registers

② General-purpose register save/restore using push and pop instructions:

To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions.



③ General-purpose registers save/restore using data transfer instruction: Data transfer instructions can be used to save only a specific general-purpose register during processing of a single interrupt.

Example: Saving/restoring a register using data transfer instructions

PINTxx : LD (GSAVA), A

LD

Interrupt processing

; Restore A register

; Save A register

RETI ; Return

A, (GSAVA)

The interrupt return instructions [RETI]/[RETN] perform the following operations.

	[RETI] Maskable interrupt return	[RETN] Non-maskable interrupt return
1	The contents of the program counter and the program status word are restored from the stack.	① The contents of the program counter and program status word are restored from the stack.
2	The stack pointer is incremented 3 times.	② The stack pointer is incremented 3 times.
3	The interrupt master enable flag is set to "1".	3 The interrupt master enable flag is set to "1" only
		when a non-maskable interrupt is accepted in
		interrupt enable status. However, the interrupt
		master enable flag remains at "0" when so clear
		by an interrupt service program.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Note: Software interrupt generates during non-maskable interrupt processing to use SWI instruction for software break in a development tool.

Use the [SWI] instruction only for detection of the address error or for debugging.

- ① Address Error Detection
 FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. Address trap reset is generated for instruction fetch from RAM area (addresses 0040_H to 043F_H for TMP87CH21C/M21C, addresses 0040_H to 083F_H for TMP87CP21C) or SFR area (0000_H to 003F_H).
- ② Debugging Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

Note: The fetch date from addresses $3F80_H$ to $3FFF_H$ (test ROM area) is not "FFH".

1.9.3 External Interrupts

The TMP87CH21C/M21C/P21C have five external interrupts (INT0 to INT5: INT0, INT1, INT2, INT3, INT5). Three of these (INT1, INT2, INT3) have digital noise cancellation circuits (pulse inputs of less than a fixed time are cancelled as noise). Edge selection is possible with pins INT1, INT2, and INT3.

The INTO/P10 pin can be selected either as an external interrupt input pin or as an I/O port. At reset, it is initialized as an input port.

Edge selection, noise cancellation control, and INTO/P10 pin function selection are performed by the external interrupt control register (#0037H: EINTCR).

The both-edge detect function of the INT3 pin is selected by the external interrupt control register (#0037H:EINTCR and #001FH: EINT3).

Table 1-3 (a) lists enable conditions, edge select, noise cancellation conditions. The following are notes on the usage of external interrupts:

Notes on usage of external interrupts:

- Note 1: When INTO to INT5 (INTO, INT1, INT2, INT3, INT5) are used in SLOW or SLEEP mode, the noise cancellation function is disabled. Noise cancellation time for a pulse input during operating mode transition is indeterminate.
- Note 2: Input pulse width for INTO and INT5 must be one machine cycle or more at both high and low levels.

t_{INTL}, t_{INTH} > t_{cyc} t_{cyc} = 4/fc [s] (at NORMAL 1/2 and IDLE 1/2 modes) 4/fs [s] (at \$LOW and SLEEP modes)

Note 3: If a signal without noise is input to the external interrupt pin in NORMAL 1/2 or IDLE 1/2 mode, the maximum times from input signal edge to input latch set are as described below:

```
① INT1 pin 49)fc[s] (when INT1NC=1)
193/fc[s] (when INT1NC=0)
```

2 INT2 pin 25/fc [s]

INTO, INT5 input pulse

③ INT3 pin 25/fc [s] (when #0037H: INT3W = 0, falling or rising edge)

```
25/fc [s] (when #0037H/INT3W = 1 and #001FH: NCS (0, 0, 0))
```

 $(26/fc) \times 8.5 + 19/fc$ [s] (when #0037H: INT3W = 1 and #001FH: NCS (0, 0, 1))

 $(27/fc) \times 8.5 + 19/fc$ [s] (when #0037H: INT3W = 1 and #001FH: NCS (0, 1, 0))

29(f-) . . 0 F . 10(f- [-] (...h-n #003711. INT3W = 1 and #001F11. NCC (0, 1, 1))

 $(2^{8/fc}) \times 8/5 + 19/fc$ [s] (when #0037H: INT3W = 1 and #001FH: NCS (0, 1, 1))

 $(2^{9}/fc) \times 8.5 + 19/fc$ [s] (when #0037H: INT3W = 1 and #001FH: NCS (1, 0, 0))

 $(2^{10}/fc) \times 8.5 + 19/fc$ [s] (when #0037H: INT3W = 1 and #001FH: NCS (1, 0, 1))

 $(211/fc) \times 8.5 + 19/fc$ [s] (when #0037H: INT3W = 1 and #001FH: NCS (1, 1, 0))

 $(2^{12}/fc) \times 8.5 + 19/fc$ [s] (when #0037H: INT3W = 1 and #001FH: NCS (1, 1, 1))

- Note 4: Noise cancellation/pulse receive conditions for timer/counter are as described below:
 - ① TC1 pin: Less than 7/fc [s] (noise cancellation) and 24/fc [s] or more (pulse receive)
 - ② TC3 pin: When INT3W = 0, less than 7/fc [s] (noise cancellation) and 24/fc [s] or more (pulse receive).

For when INT3W = 1, see Table 1-3 (b).

Note 5: When INTOEN = 0, interrupt latch IL3 is not set even if a falling edge is detected for INTO pin input.

Note 6: Change EINTCR only when IMF = 0. After changing EINTCR, interrupt latches of external interrupt inputs must be cleared to "0" using load instruction. Example: Changes INT2 edge selection from rising edge to falling edge ; IMF \leftarrow 0 (disables interrupt service) ; INT2ES ← 1 (changes edge selection) LD (EINTCR), 10000110B LD (ILL), 01111111B ; IL7 ← 0 (clears interrupt latch) ΕI ; IMF ← 1 (enables interrupt service) If changing the contents of INT1ES during NORMAL1/2 mode, interrupt latch of external interrupt input INT1 must be cleared after 14 machine cycles (when INT1NC = 1) or 50 machine cycles (when INT1NC = 0) from the time of changing. During SLOW mode, 3 machine cycles are required. In order to change of external interrupt input by rewriting the contents of INT2ES during Note 8: NORMAL1/2 mode, clear interrupt latches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting. During SLOW mode, 3 machine cycles are required. In order to change an edge of timer counter input by rewriting the contents of INT2ES during Note 9: NORMAL1/2 mode, rewrite the contents after timer counter is stopped (TC1S = 00), that is, interrupt disable state. Then, clear interrupt laches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting to change to interrupt enable state. Finally, start timer counter. During SLOW mode, 3 machine cycles are required. Example: When changing TC1 pin inputs edge in external trigger timer mode from rising edge to falling edge. (TC1CR),01001000B ; TC1S \leftarrow 00 (stop TC1) LD ; IMF \leftarrow 0 (disable interrupt service) DΙ (EINTCR),00000100B LD \land NT2ES \leftarrow 1 (change edge selection) NOP 8-machine cycles NOP ; \exists L $\dot{7}$ ← 0 (clear interrupt latch) LD (YLL),01/11111B ΕI $IMF \leftarrow 1$ (enable interrupt service) (TC1CR),01111000B $TC1S \leftarrow 11 \text{ (start TC1)}$ Note 10: When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except INT5 (P20/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service (IMF = 0), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service. Example: Activating stop mode (\$Y\$CR1), 01000000B ; OUTEN \leftarrow 0 (specifies high-impedance) LØ DI) ; IMF \leftarrow 0 (disables interrupt service) (SYSCR1). STOP SET < ; STOP ← 1 (activates stop mode) **LDW** (IL), 111101111010101111B ; IL11, 7, 5, $3 \leftarrow 0$ (clears interrupt latches) ; IMF ← 1 (enables interrupt service) ΕI

C	Di-	Secondary	Enable		Edge		Divited a size asia at
Source	Pin	function	Condition	Rising	Falling	Both	Digital noise reject
INT0	ĪNT0	P10	IMF = 1, INT0EN = 1	_	0	_	— (Hysteresis input)
INT1	INT1	P11	$IMF \cdot EF_5 = 1$	INT1ES = 0	INT1ES = 1	_	Note1
INT2	INT2	P12/TC1	$IMF \cdot EF_7 = 1$	INT2ES = 0	INT2ES = 1		Note 2
INT3	INT3	P40/TC3	$IMF \cdot EF_{11} = 1,$ $INT3W = 0$	INT3ES = 0	INT3ES = 1	-	Note 3
			$IMF \cdot EF_{11} = 1,$ $INT3W = 1$	_	_	INT3W = 1 (Note)	Note 4
INT5	ĪNT5	P20/STOP	IMF • EF ₁₅ = 1				— (Hysteresis input)

Table 1-3 (a). External Interrupts

- Note 1: Pulses less than 15/fc [s] or 63/fc [s] are cancelled as noise. Pulses equal to or more than 48/fc [s] or 192/fc [s] are regarded as signals.
- Note 2: Pulses less than 7/fc [s] are cancelled as noise. Pulses equal to or more than 24/fc [s] are regarded as signals.

 Same applies to pin TC1.
- Note 3: For falling or rising edge, pulses less than 7/fc [s] are cancelled as noise. Pulses equal to or more than 24/fc [s] are regarded as signals. Same applies to pin TC3 (at one edge).
- Note 4: Noise cancellation conditions are as listed in Table 1-3 (b). They are applied to the INT3 pin when it is used for both-edge interrupts.


Note: To detect the edge at which an interrupt is generated, read bit 7 (INTEDT) in EINT3CR (#001F_H), that is, at the beginning of the interrupt processing routine.

INTEDT is valid only for both-edge interrupts (INT3W = 1). INTEDT is set to 1 by an interrupt as the non-selected edge; cleared to 0 after read automatically.

For both-edge interrupts, rising or falling edge is selected by setting/modifying bit 3 (INT3ES) in EINTCR (#0037_H).

When rising edge is selected (INT3ES = 0), bit 7 in INTEDT (#001 F_H) is set to 1 when a falling edge is detected at the INT3 pin. (That is, remains 0 it rising edge is detected.)

When falling edge is selected (INT3ES = 1), bit 7 in INTEDT: #001 F_H is set to 1 when a rising edge is detected at the INT3 pin. (That is, remains 0 at falling edge.)



			•	· J ' ' '
#001FH			Max pulse width	Min pulse width
NCS2	NCS1	NCS0	for noise reject	for immediate signal
0	0	0	– (histeres	is input)
0	0	1	(2 ⁶ /fc) ×7 – 6/fc	(26/fc) ×8 + 5/fc
0	1	0	(2 ⁷ /fc) ×7 – 6/fc	(2 ⁷ /fc) ×8+5/fc
0	1	1	(28/fc) ×7 – 6/fc	(28/fc) ×8 + 5/fc
1	0	0	(2 ⁹ /fc) ×7 – 6/fc	(29/fc) ×8+5/fc
1	0	1	(2 ¹⁰ /fc) × 7 – 6/fc	(2 ¹⁰ /fc) × 8 + 5/fc
1	1	0	(2 ¹¹ /fc) × 7 – 6/fc	(2 ¹¹ /fc) × 8 + 5/fc
1	1	1	$(2^{12}/fc) \times 7 - 6/fc$	(2 ¹ 2/fc) × 8 + 5/fc

Table 1-3 (b). Noise reject condition for INT3 (both-edge interrupt)

Note: In SLOW mode, set (NCS) = (0, 0, 0).

In SLOW mode, the digital noise filter in the above table is disabled.

External inter	rupt Contro	Register 1	
EINTCR (0037 _H)	7 6 INT1 INTO NC EN		
	INT1NC	Noise reject time select 0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise	
	INT0EN	P10/INTO pin configuration 0: P10 input/output 1: NTO pin (port P10 should be set to an input mode)	R/W
	INT3ES INT2ES INT1ES	INT3 to INT1 edge select 1: Falling edge	
	INT3W	INT3 both edge selection 0: Refer to INT3ES 1: Both edge detection	
	Note: fo	: High-frequency clock [Hz] *: Don't care	

Figure 1-26 (a). External Interrupt Control Register





Figure 1-26 (b). External Interrupt Control Register 2



Notes on the usage of INT3 pin (external interrupt)

1. In the case of using the INT3 pin for one edge (either rising or falling).


Note: In order to set/rewrite external interrupt control register(EINTCR), set/rewirte external interrupt register in the interrupt disable state (IMF = 0). Then, enable interrupt acceptance after interrupt latch cleared.

2. In the case of using the INT3 pin for both edge (rising and falling)

- Note 1: When using the INT3 pin for both edges (rising and falling), set bit 0 (INT3W) in EINTCR (#0037H) to 1.
- Note 2: To detect the edge at which an interrupt is generated, read bit 7 (INTEDT) in EINT3CR (#001F_H), that is, at the beginning of the interrupt processing routine.
- Note 3: INTEDT is valid only for both-edge interrupts (INT3W = 1). INTEDT is set to 1 by an interrupt as the non-selected edge; cleared to 0 after read automatically.

 When rising edge is selected (INT3ES = 0), bit 7 (INTEDT) in EINT3CR (#001FH) is set to 1 when a falling edge is detected at the INT3 pin. (That is, remains 0 if rising edge is detected.)

 When falling edge is selected (INT3ES = 1), bit 7 (INTEDT) in EINT3CR (#001FH) is set to 1 when a rising edge is detected at the INT3 pin. (That is, remains 0 at falling edge.)
- Note 4: In order to set/rewrite external interrupt control register(FINTCR), set/rewirte external interrupt register in the interrupt disable state (IMF = 0). Then, enable interrupt acceptance after interrupt latch cleared.




Operation description for INT3 (both-edge interrupt) in use:


1. Operation without setting/modifying external interrupt control register (EINTCR) after reset:

For both-edge interrupts, rising edge is selected (INT3ES = 0) and fixed.


1) Case 1: When the initial state of the INT3 pin is high after reset:




2) Case 2: When the initial state of the INT3 pin is low after reset:




- 2. Operation with setting/modifying external interrupt control register (EINTCR) after reset:
 - 1) Case3: When the initial state of the INT3 pin is low after reset/low at edge switchover from rising to falling:




2) Case4: When the initial state of the INT3 pin is high after reset/high at edge switchover from rising to falling:



3) Case 5: When the initial state of the INT3 pin is high after reset/low at edge switchover from rising to falling:



4) Case6: When the initial state of the INT3 pin is low after reset/high at edge switchover from rising to falling:



1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset output or a nonmaskable interrupt request. However, selection is possible only once after reset. At first the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

Note: Adequate care must be given when designing systems so as to eliminate disturbing noise. Otherwise the Watchdog Timer may not exhibit its full functionality.

1.10.1 Watchdog Timer Configuration




Figure 1-27. Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-28 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

- (1) Malfunction detection methods using the watchdog timer The CPU malfunction is detected as follows.
 - ① Setting the detection time, selecting output, and clearing the binary counter.

 - 2 Repeatedly clearing the binary counter within the setting detection time.

If the CPU malfunction occurs for any cause, the watchdog timer output will become active at the rising of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drives the $\overline{\text{RESET}}$ pin low to reset the internal hardware and the external circuits. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in the STOP mode including warm-up or IDLE mode, and automatically restarts (continues counting) when the STOP/IDLE mode is released.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When clear code 4E_H is written, only the binary counter is cleared, not the internal divider. Depending on the timing at which clear code 4E_H is written on the WDTCR2 register, the overflow time of the binary counter may be at minimum 3/4 of the time set in WDTCR1 < WDTT>. Thus, write the clear code using a shorter cycle than 3/4 of the time set in WDTCR1 < WDTT>.




Figure 1-28. Watchdog Timer Control Registers

		,		
	Operating mode	Detecti	on time	
NORMAL1	NORMAL2	SLOW	At fc = 8 MHz	At fs = 32.768 kHz
2 ²⁵ /fc [s]	2 ²⁵ /fc, 2 ¹⁷ /fs	2 ¹⁷ /fs	4.194 s	45)
2 ²³ /fc	2 ²³ /fc, 2 ¹⁵ /fs	2 ¹⁵ /fs	1.048 ms	15
2 ²¹ /fc	2 ²¹ /fc, 2 ¹³ /fs		262.1 ms	250 ms
2 ¹⁹ /fc	2 ¹⁹ /fc, 2 ¹¹ /fs		65.5 ms	62.5 ms

Table 1-4. Watchdog Timer Detection Time

(2) Watchdog Timer Enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example: Enables watchdog timer

LD (WDTCR1), 00001000B ; ₩DŢĒN€

(3) Watchdog Timer Disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0".

During disabling the watchdog timer, the binary counters are cleared to "0"

Before disabling the watchdog timer, disable the acceptance of interrupts (DI) and clear the watchdog timer.

Example: DI ; Disables interrupt acceptance.

LD (WDTCR2), 4EH ; Clears the watchdog timer.
LDW (WDTCR1), 0B100H ; Disables the watchdog timer.
El ; Enables interrupt acceptance.

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example: Watchdog timer interrupt setting up.

LD SP, 043FH ; Sets the stack pointer

LD (WDTCR1), 00001000B ; WDTOUT←0

2002-10-31

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the $\overline{\text{RESET}}$ pin low to reset the internal hardware. The reset output time is 2^{20} /fc [s] (131 ms at fc $\stackrel{\frown}{=}$ 8 MHz). The $\overline{\text{RESET}}$ pin is sink open drain input/output with pull-up resistor.

Note: The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode. Thus, the reset output time is 2²⁰/fc.

The reset output time include a certain amount of error if there is any fluctuation of the oscillation frequency when the high-frequency clock oscillator turns on. Thus, the reset output time must be considered approximate value.




Figure 1-29. Watchdog Timer Interrupt/Reset

1.11 Reset Circuit

The TMP87CH21C/M21C/P21C each has four types of reset generation procedures: an external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Table 1-5 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low (2²⁰/fc [s] (131 ms at 8 MHz) when power is turned on.

On-chip Hardware	\supset	Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFF _H) · (FFFE _H)	Divider of Timing generator	0
Register bank selector Jump status flag	(RBS) (JF)	0	Watchdog timer	Enable
Interrupt master enable flag	(IMF)	0	Output latches of I/O ports	Refer to I/O port circuitry
Interrupt individual enable flag	s (EF)	0	Control registers	Refer to each of control register

Table 1-5. Initializing Internal Status by Reset Action

1.11.1 External Reset Input

When the RESET pin is held at low for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the RESET pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH to FFFFH.

The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external capacitor and a diode.




Figure 1-30. Simple Power-on-Reset Circuitry

1.11.2 Address-Trap-Reset

An address-trap-reset is one of fail-safe function that detects CPU malfunction caused by noise or the like, and returns the CPU to the normal state. If the CPU attempts to fetch an instruction from RAM or SFR (addresses 0000_H to 043F_H for TMP87CH21C/M21C, addresses 0000_H to 083F_H for TMP87CP21C), an address-trap-reset will be generated. Then, the RESET pin output will go low. The reset time is 2²⁰/fc [s] (131 ms at 8 MHz).




Figure 1-31. Address-Trap-Reset

1.11.3 Watchdog Timer Reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both XEN and XTEN (bits) and 6 in SYSCR2) to "0" stops both high-frequency and low-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever XEN = XTEN = 0 is detected to continue the oscillation. Then, the RESET pin output goes low from high-impedance. The reset time is 2²⁰/fc [s] (131 ms at 8 MHz).

2. Peripheral Hardware Functions

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system, and all peripherals control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR).

The SFR are mapped to addresses 0000_H to 003F_H and the DBR to addresses 0F80_H to 0FFF_H. Figure 2-1 shows the TMP87CH21C/M21C/P21C SFRs and DBRs.




Figure 2-1. SFR & DBR

2.2 I/O Ports

The TMP87CH21C/M21C/P21C have 8 parallel input/output ports (52pins) each as follows:

	Primary Function	Secondary Functions
Port P1	8-bit I/O port	External interrupt input, timer/counter input/output, and divider output
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, and STOP mode release signal input
Port P3	5-bit I/O port	<u> </u>
Port P4	8-bit I/O port	Serial interface, timer/counter input/output, external interrupt input
Port P5	8-bit I/O port	Analog input
Port P6	8-bit I/O port	Segment output
Port P7	8-bit I/O port	Segment output
Port P9	4-bit I/O port	Segment output Segment output

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data output changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2-2. Input/Qutput Timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
- ① XCH r, (src)
- ⑤ LD (pp) . b, CF
- ② CLR/SET/CPL (src).b
- ③ CLR/SET/CPL (pp).g
- ⑦ (src) side of ADDADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- 4 LD (src).b, CF
- (2) Instructions that read the pin input data
 - ① Instructions other than the above (1)
 - ② (HL) side of ADDADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P1 input/output control register (P1CR). Port P1 is configured as an input if its corresponding P1CR bit is cleared to "0", and as an output if its corresponding P1CR bit is set to "1". During reset, the P1CR is initialized to "0", which configures port P1 as an input. The P1 output latches are also initialized to "0". Port P1 is also used as an external interrupt input, a timer/counter input, and a divider output. When used as secondary function pin, the input pins should be set to the input mode, and the output pins should be set to the output mode and beforehand the output latch should be set to "1".

It is recommended that pins P11 and P12 should be used as external interrupt inputs, timer/counter input, or input ports. The interrupt latch is set at the rising or falling edge of the output when used as output ports.

Pin P10 (INTO) can be configured as either an I/O port or an external interrupt input with INTOEN (bit 6 in EINTCR). During reset, pin P10 (INTO) is configured as an input port P10.




Figure 2-3. Port P1 and P1CR

Example: Sets P17, P16 and P14 as output ports, P13 and P11 as input ports, and the others as function pins. Internal output data is "1" for the P17 and P14 pins, and "0" for the P16 pin.

LD (EINTCR), 01000000B ; INT0EN←1

LD (P1), 10111111B ; P17←1, P14←1, P16←0

LD (P1CR), 11010000B

2.2.2 Port P2 (P22 to P20)

The P2 port is a 3-bit input/output port which is shared with external interrupt input, STOP mode clearing signal input, and low-frequency resonator connecting pin.

When using this port as one of these functional pins or an input port, set the output latch to "1". When reset, the output latch is initialized to "1".

A low-frequency crystal (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTQUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input output ports.

It is recommended that the P20 pin be used as external interrupt input, STOP mode clearing signal input, or an input port. (If this pin is used as an output port, the interrupt latch is set at a falling edge of the output pulse.)

When a read instruction is executed for port P2, bits 7 to 3 read in as indefinite.




Figure 2-4. Port P2

2.2.3 Port P3 (P34 to P30)

Port P3 is an 5-bit input/output port. When used as an input port, the output latch should be set to "1". The output latches are initialized to "1" during reset.

Example 1: Output the immediate data $1A_H$ to the P3 port. LD (P3), 1AH; $P3 \leftarrow 1A_H$

Example 2: Inverts the output of the lower 4bits (P33 to P30) of the P3 port.

XOR (P3), 00001111B; P33 to P30←P33 to P30




Figure 2-5. Port P3

2.2.4 Port P4 (P47 to P40)

The P4 port is an 8-bit general-purpose input/output port, each bit of which can be set for input or output and its output state can be selected individually. When used as secondary function pin, the input pins should be set to the input mode, and the output pins should be set to the output mode and beforehand the output latch should be set to "1". This port is shared with external interrupt input, timer-counter input/output, and serial interface input/output. Use the P4 port input/output control register 1 (P4CR1) to direct this port for input or output. For the output state of this port, use the P4 port output control register 2 (P4CR2) to choose "open-drain" or "push-pull". When reset, P4CR1 is set to "1", so that the P4 port is directed for output. Also, the P4 port's output latch is initialized to "1".




Figure 2-6. Port P4

Example: Setting the Lower 4 bits of port P4 as a output port, and the others as input/output port.

LD (P4CR1), 0FH; P4CR1←00001111

2.2.5 Port P5 (P57 to P50)

Port P5 is a general-purpose 8-bit I/O port that can be specified bitwise. It is also used for analog input. Specify input or output using the P5 I/O control register (P5CR) and AINDS (bit 4 of ADCCR). At reset, the P5CR is set to 0; AINDS, to 1, setting port P5 to analog input. At reset, the output latch of port P5 is initialized to 0. The P5CR is write-only register. The pins of port P5 not specified for analog input can be used as an I/O port; to maintain accuracy, do not use them for output instructions during AD conversion. While the AD converter is operating, executing an input instruction writes "1" to pins specified for analog input; "1" or "0", to pins not specified for analog input depending on the pin input level.




Figure 2-7. Port P5

2.2.6 Ports P6 (P67 to P60), P7 (P77 to P70), P9 (P93 to P90)

The P6, P7 and P9 ports are 8-bit or 4-bit input/output ports which are shared with the LCD driver's segment output. Use each port's control register (P6CR, P7CR, P9CR) to specify whether each port be used as an input/output port or for segment output.

When reset, each port's control register is cleared to "0", so that each port functions as an input/output port. To use these ports as an input port, set their output latch to "1". When reset, each port's output latch is initialized to "1".




Figure 2-8. Port P6, P7, P9

Example: Setting the upper 2 bits of port P6 as a segment output port, and the others as input/output port.

LD (P6CR), 11000000B

2.3 Time Base Timer (TBT)

The time base timer is a timer for generating the base time, which generates a time base timer interrupt (INTTBT) per fixed period.

An INTTBT is generated on the first rising edge of the source clock (the divider output of the timing generator selected by TBTCR < TBTCK >) after the time base timer is enabled.

- Note 1: Because the divider is not cleared by the program, only the first interrupt may be generated ahead of the set interrupt period (Figure 2-9).
- Note 2: Select the interrupt frequency with the time base timer disabled. (Do not also change the interrupt frequency when the time base timer is changed from enabled state to disabled state.)




Figure 2-9. Time Base Timer




Figure 2-10. Time Base Timer and Divider Output Control Register

Example: Set the time base timer interrupt frequency to fc/216 [Hz] and enable on INTTBT interrupt.

LD (TBTCR), 00001010B

SET (EIRL). 6

твтск	NORMAL1/2,	IDLE1/2 mode	CLOW CLEED	Interrupt	Frequency
	DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz
000 001 010 011 100 101 110	fc/2 ²³ fc/2 ²¹ fc/2 ¹⁶ fc/2 ¹⁴ fc/2 ¹³ fc/2 ¹² fc/2 ¹²	fs/2 ¹⁵ fs/2 ¹³ fs/2 ⁸ fs/2 ⁶ fs/2 ⁵ fs/2 ⁵ fs/2 ⁴ fs/2 ³	fs/2 ¹⁵ fs/2 ¹³ - - - -	0.95 Hz 3.81 122.07 488.28 976.56 1953(12) 3906,25	1 Hz 4 128 512 1024 2048 4096
111	fc/2 ⁹	fs/2	-	15625	16384

2.4 Divider Output (DVO)

A 50% duty pulse can be output using the divider output circuit, which is useful for piezo-electric buzzer drive. Divider output is from pin P13 (DVO). The P13 output latch should be set to "1" and then the P13 should be configured as an output mode.

Divider output circuit is controlled by the control register (TBTCR) shown in Figure 2-11

Note: Selection of divider output frequency must be made while divider output is disabled.




Figure 2-11. Divider Output Control Register

Example: Approximate 1 kHz pulse output (at fc = 8 MHz)

SET (P1).3 ; P13 output latch ←1

LD (P1CR), 00001000B ; Configures P13 as an output mode

LD (TBTCR), 10000000B ; DVOEN \leftarrow 1, DVOCK \leftarrow 00

Table 2-2. Frequency of Divider Output

DVOCK	Frequency of Divider Output	At fc = 4.194304 MHz	At fe = 8 MHz	At fs = 32.768 kHz
00	fc/2 ¹³ or fs/2 ⁵	0.512 [kHz]	0.976 [kHz]	1.024 [kHz]
01	/ fc/2 ¹² fs/2 ⁴	(1.024 //)	1.953	2.048
10	fc/2 ¹¹ /fs/2 ³	2.048	3.906	4.096
11	fc/2 ¹⁰ fs/2 ²	4.096	7.812	8.192





Figure 2-12. Divider Output

2.5 16-Bit Timer/Counter 1 (TC1)



2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect TREG1A and TREG1B.




Figure 2-14. Timer Registers and TC1 Control Register

2.5.3 Function

Timer/counter 1 has six operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output mode.

(1) Timer Mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared. The current contents of up-counter can be transfered to TREG1B by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function). SCAP1 is automatically cleared to "0" after capturing.

Table 2-3. Timer/Counter 1 Source Clock (Internal Clock)

Source clock			Resolution		Maximum time setting	
NORMAL1/2, I	DLE 1/2 modes	CLOW CLEED wooden		200		
DV7CK = 0	DV7CK = 1	SLOW, SLEEP modes	At fc = 8 MHz At fs = 32.768 k		At fc = 8 MHz At fs = 32.768 kHz	
fc/2 ¹¹ fc/2 ⁷ fc/2 ³ [Hz]	fs/2 ³ fc/2 ⁷ fc/2 ³ [Hz]	fs/2 ³ [Hz] - -	256 μs 16 μs 1 μs	244.14 μs - -	16.8 s 1.0 s - 65,5 ms	

Example 1: Sets the timer mode with source clock fs/2³ [Hz] and generates an interrupt 1 s. later (at fs = 32.768 kHz).

LD (TC1CR), 00000000B; Sets the TC1 mode and source clock LDW (TREG1A), 1000H; Sets the timer register (1 s \div 2³/fs = 1000H)

SET (EIRL).EF4 ; enable INTTC1

ΕI

LD (TC1CR), 00010000B ; Starts TC1

Note: TC1CR is a write-only register, which cannot start by [SET(TC1CR).4] instruction.

Example 2: Software capture

LD (TC1CR), 01010000B

SCAP1←1 (Captures)

LD WA, (TREG1B)

Reads captured value




Figure 2-15. Timer Mode Timing Chart

(2) External Trigger Timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES. Edge selection is the same as for the external interrupt input INT2 pin. Source clock is used an internal clock selected with TC1CK. The contents of TREG1A is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

When the edge input is opposite to the edge input way of the count start trigger at METTI (bit 6 in TC1CR) = 1, the counter is cleared, and count stops. In this mode, pulse input with a constant pulse width generates interrupt. When METTI is "0", the opposite edge input is ignored. The edge of TC1 pin input before match detection is also ignored.

The TC1 pin input has the same noise rejection as the INT2 pin; therefore, pulses of 7/fc [s] or less are rejected as noise. A pulse width of 24/fc [s] or more is required for edge detection in NORMAL1/2 or IDLE1/2 mode. The noise rejection circuit is turned off in SLOW and SLEEP modes. But, a pulse width of 1 machine cycle or more is required.

Example 1. Generates interrupt after 100 μ s from TC1 pin input rising edge (at fc = 8 MHz).

LD (EINTCR), 00000000B ; INT2ES \leftarrow 0 (rising edge) LDW (TREG1A), 0064H ; 100 μ s \div 2 3 /fc = 64 $_H$ 5ET (EIRL).EF4 ; Enables INTTC1 interrupt

EI 2

LD (TC1CR), 00111000B ; Starts TC1 external trigger, METT = 0

Example 2: When "L" level pulses of 4 ms or more is input to TC1 pin, generates interrupt.

(at fc = 8 MHz)

LD (EINTCR), 00000100B ; INT2ES \leftarrow 1 ("L" level) LDW (TREG1A), 00FAH ; 4 ms \div 2⁷/fc = FAH

SET (EIRL).EF4 ; Enables INTTC1 interrupt

ΕI

LD (TC1CR), 01110100B ; Starts TC1 external trigger, METT = 1




Figure 2-16. External Trigger Timer Mode Timing Chart

(3) Event Counter Mode

In this mode, events are counted on the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES in EINTCR. The contents of TREG1A are compared with the contents of upcounter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in NORMAL1/2 or IDLE1/2 mode and fs/2⁴ [Hz] in SLOW or SLEEP mode.

Setting SCAP1 to "1" transferres the current contents of up-counter to TREG1B (software capture function). SCAP is automatically cleared after capturing.




Figure 2-17. Event Counter Mode Timing Chart (INT2ES = 1)

(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTIC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT2ES. Setting SCAP1 to "1" transferes the current contents of up-counter to TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.





Figure 2-18. Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TREG1B and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT2ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).



Note: When selecting fc/23 source clock in the pulse width measurement mode, the last bit (bit 0) of counter value (TREG1B) to be read is always "0". The other source clock can be read the counter value corresponded to the counting.




Figure 2-19. Pulse Width Measurement Mode Timing Chart

(6) Programmable Pulse Generate (PPG) output mode

Counting is started by an edge of the TC1 pin input (either the rising or falling edge can be selected by INT2ES of EINTCR) or by a command. The source clock is used an internal clock. First, the contents of TREG1B are compared with the contents of the up-counter. If a match is found, timer F/F1 output is toggled. Next, timer F/F1 is again toggled and the counter is cleared by matching with TREG1A. An INTTC1 interrupt is generated at this time. Timer F/F output is inverted and connected to the P14 (PPG) pin. In the case of PPG output, set the P14 output latch to "1" and configure as an output with P1CR4. Timer F/F1 is cleared to "0" during reset. The timer F/F1 value can also be set by program and either a positive or negative logic pulse output is available. Also, writing to the TREG1B is not possible unless the timer/counter 1 is set to the PPG output mode.

Example: "H" level 800 μ s, "L" level 200 μ s pulse output at fc = 8 MHz

SET (P1).4 ; P14 output latch←1 LD (P1CR), 00010000B ; Sets P14 to an output mode LD (TC1CR), 10001011B ; Sets PPG output mode

LDW (TREG1A), 03E8H ; Sets a period (1 ms \div 1 μ s = 03E8_H)

LDW (TREG1B), 00C8H ; Sets "L" level pulse width (200 μ s ÷ 1 μ s = 00C8_H)

LD (TC1CR), 10010011B ; Start




Figure 2-20. PPG Output




Figure 2-21. PPG Output Mode Timing Chart

2.6 16-Bit Timer/Counter 2 (TC2)

2.6.1 Configuration




Figure 2-22. Timer/Counter 2 (TC2)

2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect TREG2.




Figure 2-23. Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes. Also timer/counter 2 is used for warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG2 are compared with the contents of up-counter. If a match is found, a timer/counter 2 interrupt (INTIC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Also, when fc is selected as the source clock during SLOW mode, the lower 11 bits of TREG2 are ignored and an INTTC2 interrupt is generated by matching the upper 5 bits. Thus, in this case, only the TREG2H setting is necessary.

Table 2-4. Source Clock (Internal Clock) for Timer/Counter 2

	Source	clock		Res	solution	\vee	Maximui	m time setting
L1/2,	IDLE1/2 mode	CI OW made	CI CCD manda	A. C. O. B. I.	An T	700111	A 1 (At fs = 32.768
C = 0	DV7CK = 1	SLOW mode	SLEEP Mode	At tc = 8 IVIHZ	ATTS = 32.7	/68 KHZ	At tc = 8 IVIHZ	At 15 = 32.768

NORMAL 32.768 kHz DV7CK: fc/2²³[Hz] 18.2 fs/2¹⁵[Hz] fs/2¹⁵ [Hz] fs/2¹⁵ [Hz] 1.05/\$ s 19.1 hour hour fc/213 fs/2⁵ fs/2⁵ 1.02 ms иim fs/2⁵ min ms 1.1 fc/2⁸ fc/28 32 **-2**/1 $fc/2^3$ $fc/2^3$ 65.5 ms μ s fc (Note) 125 7.936 ms ns fs fs 30.5 2 us

Note: "fc" can be used only in the timer mode. This is used for warm up when switching from SLOW mode to NORMAL2 mode.

Sets the timer mode with source clock fc/23 [Hz] and generates an interrupt every 25 Example: ms (at fc = 8 MHz).

> (TC2CR), 00001100B LD Sets the TC2 mode and source clock LDW (TREG2), 61A8H Sets TREG2 (25ms \div 23/fc = 61A8_H)

> > Starts TC2

(FIRH).EF14 Enable INTTC2 SET

ΕI

(TC2CR), 00101100B

(2) Event Counter Mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is fc/24 [Hz] in NORMAL1/2 or IDLE1/2 mode, and fs/24 [Hz] in/SLOW or SLEEP mode. But, a pulse width of 2 machine cycles or more is required for both "H" and "L" level.

Example: Sets the event countermode and generates an INTTC2 interrupt 640 counts later.

> (TC2CR), 00011100B Sets the TC2 mode ĹD.

ľďŴ. (TREG2), 640 Sets TREG2 SET (EIRH).EF14 **Enable INTTC2**

ΕI

ĮΦ

LD (TC2CR), 00111100B ; Starts TC2

(3) Window Mode

In this mode, counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with TC2CK. The contents of TREG2 are compared with the contents of up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.

Example: Inputs "H" level pulse of 120 ms or more and generates interrupt. (at fc = 8 MHz).

LDW (TREG2), 0078H ; Sets TREG2 (120 ms $\div 2^{13}$) fc = 0078H)

SET (EIRH).EF14 ; Enables INTTC2 interrupt)

ΕI

LD (TC2CR), 00100101B ; Starts TC2




Figure 2-24. Window Mode Timing Chart

2.7 8-Bit Timer/Counter 3 (TC3)

2.7.1 Configuration




Figure 2-25. Timer/Counter 3

2.7.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A and TREG3B). Reset does not affect these timer registers.




Figure 2-26. Timen Register 3A/3B and TC3 Control Register

2.7.3 Function

The timer/counter/3 has three operating modes: timer, event counter, and capture mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG3A are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Table 2-5. Source Clock (Internal Clock) for Timer Counter 3

	Source clock			Res	olution	Maximum time setting		
/	NORMAL1/2, DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz	
	fc/2 ¹² fc/2 ¹⁰ fc/2 ⁷	fs/2 ⁴ [Hz] fs/2 ²	fs/2 ⁴ [Hz] - -	512 μs 128 μs 16 μs	488.28 μs 122.07 μs –	131.1 ms 32.6 ms 4.1 ms	124.5 ms 31.1 ms –	

(2) Event Counter Mode

In this mode, the TC3 pin input pulses are used for counting up. Either the rising or falling edge can be selected with INT3ES (bit 3 in EINTCR). The contents of TREG3A are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in the NORMAL1/2 or IDLE1/2 mode, and fs/2⁴ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example: Generates an interrupt every 0.5 s, inputing 50Hz pulses to the TC3 pin.

LD (TC3CR), 00001100B; Sets TC3 mode and source clock

LD (TREG3A), 19H; $0.5 \pm 1/50 = 25 = 19$ H

LD (TC3CR), 00011100B ; Start\TC3

(3) Capture Mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals, etc. The counter is free running by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TREG3A, then the up-counter is cleared and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the current contents of the counter is loaded into the TREG3B. In this case, counting continues. At the next rising (falling) edge of the TC3 pin input, the current contents of counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FFH is set to the TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can be determined whether or not there is an overflow by checking whether or not the TREG3A value is FFH. Also, after an interrupt (capture to TREG3A, or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues.

When the TREG3A has been read out, capture and overflow detection resumes.

Thus, it is general to read out TREG3B before reading out TREG3A.




Figure 2-27. Timing Chart for Capture Mode (INT3ES = 0)

2.8 8-Bit Timer/Counter 5 (TC5)

2.8.1 Configuration




Figure 2-28. Timer/Counter 5 (TC5)

2.8.2 Control

The TC5 is controlled by a timer/counter 5 control register (7C5CR) and an 8-bit timer register 5 (TREG5).




Figure 2-29. Timer/Counter 5 Timer register, Control register

2.8.3 Function

TC5 has 3 operating modes: timer, programmable divider output, and pulse width modulation output mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of the timer register 5 (TREG5) is compared with the contents of the up-counter. Matching with TREG5 generates a timer/counter 5 interrupt (INTTC5) and clears the counter. Counting up resumes after the counter is cleared.

Table 2-6. Source Clock (Internal clock) for TC	Table 2-6.	Source Clock	(Internal	clock)	for TC!
---	------------	--------------	-----------	--------	---------

Source clock			Resolution		Maximum setting time
NORMAL1/2,	IDLE1/2 mode	SLOW, SLEEP mode	f- 0.8411-	f: 22/7C0 NU	f. 0.001- 6. 22 760 bil-
DV7CK = 0	DV7CK = 1	SLOW, SLEEP mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz fs = 32.768 kHz
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2³ [Hz]	256 μs	244.14 μs	65.3 ms 62.2 ms
fc/2 ⁷	_	-	16 <i>μ</i> s	<u></u>	4.1 ms
fc/2³	_	_	1 μs	$((//\frac{1}{2}))$	255 μς

(2) Programmable divider output (PDO) mode

The internal clock is used for counting up. The contents of the TREG5 are compared with the contents of the up-counter. The timer F/F5 output is toggled and the counter is cleared each time a match is found. The timer F/F5 output is inverted and output to the PDO (P41) pin. In the case of PDO output, set the P41 output latch to "1" and configure as an output with P4CR1. This mode can be used for 50% duty pulse output. INTTC5 interrupt is generated each time the PDO output is toggled.

Example: 1024 Hz pulse output (at fc = 4.194304 MHz)

SET (P4).1 ; P41 output latch←1

LD (7C5CR), 00001010B Sets to TC5 modes and source clock

LD (TREG5), 10H ; $1/1024 \times 1/2 \div 2^{7}/fc = 10_{H}$

LD (TC5CR), 00101010B Starts TC5




Figure 2-30. PDO Mode Timing Chart

(3) Pulse width modulation (PWM) output mode

PWM output with a resolution of 8-bits is possible. The internal clock is used for counting up. The contents of the TREG5 is compared with the contents of the up-counter. If a match is found, the timer F/F5 output is toggled. The counter continues counting and, when an overflow occurs, the timer F/F5 output is again toggled and the counter is cleared. The timer F/F5 output is inverted and output to the PWM (P41) pin. In the case of PWM output, set the P41 output latch to "1" and configure as an output with P4CR1. An INTTC5 interrupt is generated when an overflow occurs,

TREG5 is configured a 2- stage shift register and, during output, will not switch until one output cycle is completed even if TREG5 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG5 is shifted by setting TC5S (bit 5 in TC5CR) to "1" after data are loaded to TREG5.

Note: PWM output mode can be used only in NORMAL1/2 or IDLE1/2 mode.




Figure 2-31. PWM Output Mode Timing Chart

Table 2-7. PWM Output Mode

Source clock	Resolution	Repeat cycle		
NORMAL1/2, IDLE1/2 mode	A+ f- = 0.011	A+ f- 0 MII-	A+f- 4 104204 B4H-	
DV7CK = 0 DV7CK = 1	At fc = 8 MHz At fc = 4.194304 MHz	At fc = 8 MHz	At fc = 4.194304 MHz	
fc/2² [Hz]	500 ns 953.7 ns	128 <i>μ</i> s	244 μs	
fc/2	250 ns 476.8 ns	64 μs	122 <i>μ</i> s	
fc	125 ns 238.4 ns	32 <i>μ</i> s	61 <i>μ</i> s	

2.9 Serial Interface (SIO1, SIO2)

The TMP87CH21C/M21C/P21C each has two clocked-synchronous 8-bit serial interfaces (SIO1 and SIO2). Each serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interfaces are connected to external devices via pins P44 (SO1), P43 (SCK1) for SIO1 and P47 (SO2), P46 (SI2), P45 (SCK2) for SIO2. The serial interface pins are also used as port P4. When used as serial interface pins, the output latches of these pins should be set to "1". In the transmit mode, pins P43 and P46 can be used as normal I/O ports, and in the receive mode, the pins P44 and P47 can be used as normal I/O ports.

2.9.1 Configuration

The SIO1 and SIO2 have the same configuration, except for the addresses/bit positions of the control/status registers and buffer registers.




Figure 2-32. Serial Interfaces

2.9.2 Control

The serial interfaces are controlled by SIO control registers (SIO1CR1/SIO1CR2 or SIO2CR1/SIO2CR2). The serial interface status can be determined by reading SIO status registers (SIO1SR or SIO2SR).

The transmit and receive data buffer is controlled by the BUF (bits 2 to 0 in SIO1CR2/SIO2CR2). The data buffer is assigned to addresses 0FF0_H to 0FF7_H for SIO1 or 0FF8_H to 0FFF_H for SIO2 in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO1 or INTSIO2) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with WAIT (bits 4 and 3 in SIO1CR2/SIO2CR2).




Figure 2-33. SIO Control Registers and Status Registers (1/2)




Figure 2-33. SIO Control Registers and Status Registers (2/2)

(1) Serial Clock

a. Clock Source

SCK (bits 2 to 0 in SIO1CR1/SIO2CR1) is able to select the following

1 Internal Clock

Any of four frequencies can be selected. The serial clock is output to the outside on the SCK1/SCK2 pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

Table 2-8. Serial Clock Rate

	Serial clock	Maximum t	ransfer rate	
NORMAL 1/2, ID DV7CK = 0	LE1/2 mode DV7CK = 1	SLOW, SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz
fc/2 ¹³ [Hz] fc/2 ⁸ fc/2 ⁶ fc/2 ⁵	fs/2 ⁵ [Hz] fc/2 ⁸ fc/2 ⁶ fc/2 ⁵	fs/2 ⁵ [Hz] - - -	0.954 Kbit/s 30.5 122 244	1 Kbit/s - - -

Note: 1 Kbit = 1024 bit





Figure 2-34. Clock Source (Internal Clock)

2 External Clock

An external clock connected to the $\overline{SCK1}/\overline{SCK2}$ pin is used as the serial clock. In this case, the P42 ($\overline{SCK1}$)/P45 ($\overline{SCK2}$)output latch must be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. Thus, the maximum transfer speed is 244 Kbjt/s. (at fc = 8 MHz).



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

① Leading Edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the SCK pin input/output).

2 Trailing Edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK pin input/output).




Figure 2-35. Shift Edge

(2) Number of Bits to Transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of Words to Transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to BUF.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.





Figure 2-36. Number of words to Transfer (Example: 1word = 4 bits)



(4) Transfer Mode

SIOM (bits 5 to 3 in SIO1CR1/SIO2CR1) is used to select the transmit, receive, or transmit/receive mode.

a. 4-Bit and 8-Bit Transmit Modes

In these modes, the SIO1CR1/SIO2CR1 is set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOS to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the BUF has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic-waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.


When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

When the transmit is started, after the SIOF goes "high" output from the SO pin remains "1" until falling edge of the SCK.

The transmission is ended by clearing SIOS to "0" or set SIOINH to "1" in buffer empty interrupt service program. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIO1SR/SIO2SR) because SIOF is cleared to "0" when a transfer is completed. When SIOINH is set, the transmission is immediately ended and SIOF is cleared to "0".

When an external clock is used, it is also necessary to clear SIOS to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.

If the number of words is to be changed, SIOS is cleared to "0". After confirmed that SIOF has been cleared to "0". BUF must be rewritten.






Figure 2-37. Transfer Mode (Example: 8-bit, 1 Word Transfer)




Figure 2-38. Transmitted Data Hold Time at end of transmit

b. 4-Bit and 8-Bit Receive Modes

After setting the control registers to the receive mode, set SIOS to "1" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the BUF has been received, an INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Clear SIOS to "0" or SIOINH to "1" in buffer full interrupt service program to end receiving. When SIOS is cleared, the current data are transferred to the buffer. After SIOS cleaned, the transmissions is ended at the time that the final bit of the data being shifted has been output. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIO1SR/SIO2SR). SIOF is cleared to "0" when the transmission is ended. After confirmed the receiving termination, the final receiving data is read. When SIOINH is set, the transmission is immediately ended and SIOF is cleared to "0". (The received data is ignored, and it is not required to be read out.) If the number of words is to be changed during transfer, SIOS must be cleared to "0" and BUF is rewritten after SIOF is determined to be cleared to "0" during automatic-wait operation of an external clock operation. The number of words can be changed in an internal clock. In this case, BUF must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.






Figure 2-39. Receive Mode (Example: 8-bit, 1 word, internal clock)

c. 8-Bit Transmit/Receive Mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting SIOS to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the BUF has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written. A wait will not be initiated if even one data word has been written.

Note: Waits are also canceled by writing to a DBR not being used as the transmit/received data buffer register; therefore, do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

When the receive is started, after the SIOF goes "high" output from the SO pin remains "1" until falling edge of the SCK. The transmit/receive operation is ended by clearing SIOS to "0" or setting SIOINH to "1" in interrupt service program.

When SIOS is cleared, the current data are transferred to the data buffer register. The transmit/receive is ended at the time that the final bit of the data being shifted has been output. The end of transmit/receive can be determined from the status of SIOF (bit 7 in SIO1SR/SIO2SR). SIOF is cleared to "0" when the transmit/receive is ended. When SIOINH is set, the transmit/receive is immediately ended and SIOF is cleared to "0".

If the number of words is to be changed during transfer, SIOS must be cleared to "0" and BUF is rewritten after confirmed that SIOF clearing to "0".

If it is necessary to change the number of words in external clock operation, SIOS should be cleared to "0", then BUF must be rewritten after confirming that SIOF has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, BUF must be rewritten before reading and writing of the receive/transmit data.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.




Figure 2-40. Transmit/Receive Mode (Example: 8-bit, 1word, internal clock)




Figure 2-41. Transmitted Data Hold Time at end of transmit/receive

2.10 8-Bit AD Converter (ADC)

The TMP87CH21C/M21C/P21C each has an 8-channel multiplexed-input 8-bit successive approximate type AD converter with sample and hold.

2.10.1 Configuration




Figure 2-42. AD Converter

2.10.2 Control

The AD converter is controlled by the AD converter control register (ADCCR). Reading EOCF in ADCCR determines the AD converter operating state; reading the AD conversion value register (ADCDR) determines the AD conversion value.




Figure 2-43. AD Converter Result Register




Figure 2-44. AD converter control register and AD conversion result register

2.10.3 Operation

The high side of an analog reference voltage is applied to VAREF pin, and the low side is applied to VASS pin. The reference voltage between VAREF and VASS is divided into the voltage corresponding with bits by radar resistance. The reference voltage is compared with an analog input voltage and AD conversion is performed.

(1) Start of AD conversion

Prior to AD conversion start, select one pin among analog input channels (AIN) to AINO) using the SAIN (bit 3 to 0 in ADCCR). Clear AINDS (bit 4 in ADCCR) to 0 and clear the channel to be used for analog input using the P5 I/O control register (P5CR).

Note: The pin that is not used as an analog input can be used as regular input/output pins. During conversion, do not perform output instruction to maintain a precision for all of the pins.

Set AD conversion time using the ACK (bit 5 in ADCCR).

To start AD conversion, set AD conversion to "1" using the ADS (thit 6 in ADCCR).

AD conversion time is from AD conversion start to AD conversion result being set in ADCDR. When ACK = 0, 184/fc [s] (46 machine cycles) is necessary. That is, when fc = 8 MHz, the AD conversion time is 23 μ s.

After AD conversion, the EOCF (bit 7 in ADCCR) is set to "1" indicating end of conversion.

Setting the ADS to "1" during AD conversion resumes conversion from the beginning.

The analog input voltage is sampled every 4 machine cycles after AD conversion start.

Note: To keep the same level of an analog input during 4 machine cycle time is necessary for charging the electron to the sample hold circuit which has a resistor (typ. 5 $k\Omega$) and a capacitor (typ. 12 pF).

(2) Reading of AD conversion result

After the end of conversion, read the conversion result from the ADCDR.

The EOCF is automatically cleared to "0" when reading the ADCDR. When the conversion result is read out during AD conversion, the invalid value is read out.

(3) AD conversion in STOP mode

When the MCU places in the STOP mode during the AD conversion, the conversion is terminated and the AD conversion value become indefinite. Thus EOCF is maintained to "0" after returned from the STOP mode.

However, if the STOP mode is started after the end of conversion (EOCF = 1), the ADCDR contents are held.




Figure 2-45. AD conversion Timing chart

Example: After AIN pin 4 is selected as an analog input channel, AD conversion is started. EOCF is confirmed and the converted result is read out. It is saved to address 009EH in RAM.

; AIN SELECT

(ADCCR), 00000100B ; selects AIN4 LD

; AD CONVERT START

(ADCCR). 6 SET

ADS = 1SLOOP: **EOCF = 1?** TEST (ADCCR). 7

> **JRS** T, SLOOP ; RESULT DATA READ LD (9EH), (ADCDR)

Figure 2-46 shows the relationship between An analog input voltage and AD converted 8-bit digital value.





Figure 2-46. Analog input voltage vs AD conversion result (typ.)



2.11 LCD Driver

The TMP87CH21C/M21C/P21C each has a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:


- Segment output port
 Segment output or P6, P7, P9 input/output port
 pins (SEG11 to SEG0)
 pins (SEG31 to SEG12)
- ③ Common output port 4 pins (COM3 to CØMQ)

In addition, VLC pin is provided as the drive power pins

The devices that can be directly driven is selectable from LCD of the following drive methods:

- ① 1/4 Duty (1/3 Bias) LCD Max128 Segments 18-segment x 16 digits)
- 2 1/3 Duty (1/3 Bias) LCD Max 96 Segments (8-segment x 12 digits)
- 3 1/3 Duty (1/2 Bias) LCD Max 96 Segments (8-segment x 12 digits)
- 4 1/2 Duty (1/2 Bias) LCD Max 64 Segments (8-segment x 8 digits)
- ⑤ Static LCD Max 32 Segments (8-segment x 4 digits)

2.11.1 Configuration



2.11.2 Control

The LCD driver is controlled by the LCD control register (LCDCR).




Figure 2-48. LCD driver control register

(1) LCD driving methods

As for LCD driving method, 5 types can be selected by DUTY (bit 4 to bit 2 of LCDCR). The driving method is initialized in the initial program according to the LCD used.




Figure 2-49. LCD drive waveform (COM – SEG pins)

(2) Frame frequency

Frame frequency (f_F) is set according to driving method and base frequency as shown in the following Table 2-9. The base frequency is selected by SLF (bit 1 and 0 of LCDCR) according to the frequency fc and fs of the basic clock to be used.

Table 2-9. Setting of LCD Frame Frequency

a. At the single clock mode or at the dual clock mode with DVCK7 = 0

61.5			Frame freq	uency [Hz]	
SLF	Base frequency [Hz]	1/4 Duty	1/3 Duty	1/2 Duty	Static
00	fc 2 ¹⁷	<u>fc</u> 2 ¹⁷	$\frac{4}{3} \cdot \frac{fc}{2^{17}}$	$\frac{4}{2}, \frac{fc}{2^{17}}$	<u>fc</u> 2 ¹⁷
	(fc = 8 MHz)	61	81	122	61
01	<u>fc</u> 2 ¹⁶	<u>fc</u> 2 ¹⁶	4 · fc 216	$\begin{array}{c c} 4 & \cdot & \text{fc} \\ \hline 2 & 2^{16} \end{array}$	216
	(fc = 4 MHz)	61	81	122	61
10	fc	-fc 2 ¹⁵	$\begin{array}{c c} 4 & fc \\\hline 3 & 2^{15} \end{array}$	4 fc 215	fc
	(fc = 4 MHz)	122	162	244	122
11	<u>fc</u> 2 ¹³	fc 2 ¹³	$\frac{4}{3}$ $\frac{\text{fc}}{2^{13}}$	4 fc 2 2 ¹³	fc 2 ¹³
	(fc = 1 MHz)	122	162	244	122

Note: fc: High-frequency clock [Hz]

b. At the dual clock mode with DVCK7 = 1 or with SYSCK = 1

61.5		Frame frequency [Hz]						
SLF	Base frequency [Hz]	1/4 Duty	1\(\)3 Duty	1/2 Duty	Static			
00	fs/ 2 ⁹	$\frac{fs}{2^9}$	$\frac{4}{3} \cdot \frac{fs}{2^9}$	$\frac{4}{2} \cdot \frac{fs}{2^9}$	fs			
	(fs = 32.768 kHz)	64	85	128	64			
01	<u>fs</u> 2 ⁸	fs 28	$\frac{4}{3} \cdot \frac{fs}{2^8}$	4 · fs 28	<u>fs</u> 			
	(fs = 32.768 kHz)	128	171	256	128			

Note: fs. Low-frequency clock [Hz]

(3) LCD drive voltage

LCD driving voltage V_{LCD} is given as potential difference $V_{DD} - V_{LC}$ between pins VDD and VLC. Therefore, when the CPU voltage and LCD drive voltage are the same, VLC pin will be connected to VSS pin. The LCD lights when the potential difference between segment output and common output is $\pm V_{LCD}$. Otherwise it turns off.

During reset, the power switch of LCD driver is automatically turned off, shutting off the VLC voltage. At the same time, both segment outputs and common outputs become at GND level, turning off the LCD. The power switch is turned on to supply VLC voltage to LCD driver by setting with EDSP (bit 7 in LCDCR) to "1". After that, the power switch will not turned off even during blanking (clearing EDSP to "0") and the VLC voltage continues flow. When STOP mode starts, the power switch will be turned off. Therefore, LCD light out, and stop operation is executed at low power consumption. When STOP mode is released the status in effect immediately before the STOP operation is reinstated.

Note: During reset, the LCD segment outputs (SEG0 to SEG11) and LCD common outputs are fixed "0" level. But the multiplex terminal (P6, P7 and P9 ports) of input/output port and LCD segment output becomes high impedance. Therefore, when the reset input is long remarkably, ghost problem may appear in LCD display.

2.11.3 LCD Display Operation

(1) Display data setting

Display data is stored to the display data area (assigned to address 0.680 to 0.68F_H) in the DBR. The display data which are stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Figure 2-50 shows the correspondence between the display data area and SEG/COM pins.

LCD light when display data is "1" and turn off when "0". According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 2-10.)

				<u></u>		-:/-	-1:	
Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0F80 _H		SE	Ġ1	. 🗸		SE4	G0	
81		√SE	G3			SE	G2\\	
82		√	G5			SE	G4 \	
83		⟨ ∕ \ŞÈ	G7 /			__SE	G6	~
84	\	— SÈ	69			(SE	G8	
85		ŞĒ	G11			√ \ SE	G10	
86	\$EG13					SE	G12	
87	<u> </u>	SEG15				√ SŒ	G14	
88		ŚE	G17 ,	/>		\	G16	
89	1	∖ SE	G19			∫ ,\$E	G18	
8A		√ SE	G21	/, <	SEG20			
8B.		SE	G23			SE	G22	
8C \		SEG25				SE	G24	
8D	>	SE	G27		SEG26			
8E		SE	G29			SE	G28	
8F	ı SEG31 ı					, SE	G 30	
	COM3	COM2	COM1	COM0	COM3	COM2	COM1	COM0

Figure 2-50. LCD display data area (DBR)

Table 2-10. Driving method and bit	for disp	lay Data
------------------------------------	----------	----------

Driving methods	Bit 7/3	Bit 6/2	Bit 5/1	Bit 4/0
1/4 Duty	сомз	COM2	сом1	сомо
1/3 Duty	-	COM2	COM1	сомо
1/2 Duty	_	-	COM1	сомо
Static	_	-	-	сомо

Note: -: This bit is not used for display data

(2) Blanking

Blanking is enabled when EDSP is cleared to "0".

Blanking turns off LCD through outputting a non-selective level to COM pin. A signal level is continuously output to SEG pin according to display data and driving method. For static drive, lights-out by data (clearing display data to "0") does not apply any voltage between pins COM and SEG. On the other hand, lights-out by blanking makes the output to COM pin at a constant $V_{LCD}/2$ level, so that the part between pins COM and SEG becomes in the state driven by $V_{LCD}/2$

2.11.4 Control Method of LCD Driver

(1) Initial setting

Figure 2-51 shows the flowchart of initialization.

Example: To operate a 1/4 duty LCD of 32 segments x 4 commons at frame frequency (c/216 [Hz]

LD (LCDCR),00000001B ; Sets LCD driving method and frame frequency.
LD (P6CR),0FFH ; Sets P6 port, P7 port and P9 port as segment output.

LD (P7CR),0FFH

LD (P9CR),0FFH

; Sets the initial value of display data.

LD (LCDCR),10000001B ; Display enable




Figure 2-51. Initial Setting of LCD Driver



(2) Store of display data

Generally, display data are prepared as fixed data in program memory (ROM) and stored in display data area by load command.

Example 1: To display using 1/4 duty LCD a numerical value which corresponds to the LCD data stored in data memory at address 80_H (when pins COM and SEG are connected to LCD as in Figure 2-47), display data become as shown in Table 2-11.

LD A, (80H)

ADD A, TABLE - \$ - 5

LD HL,0F80H

LD (HL), (PC + A)

RET

TABLE: DB 11011111B, 00000110B, 11100014B, 10100111B, 00110110B, 10110101B,

11110101B, 00010111B, 11110111B, 10110111B

Note: DB is a byte data difinition instruction.




Figure 2-52. Example of COM, SEG Pin Connection (1/4 Duty)

Table 2-11. (Example of Display Data (1/4 Duty)

	No.	Display	Display data	No.	Display	Display data
	0) 110111111	///s		10110101
	1		00000110	6		11110101
(//);	2		11100011	7		00000111
	3		10100111	8		11110111
	4		00110110	9		10110111

Example 2: Table 2-12 shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 2-11. The connection between pins COM and SEG are the same as shown in Figure 2-53.






Figure 2-53. Example of COM, SEG Pin Connection


Table 2-12. Example of Display Data (1/2 Duty)


Number	Displa	y data	Number Display data
Number	High order address	Low order address	High order address Low order address
0	**01**11	**01**11	5 **11**10 **01**01
1	**00**10	**00**10	6 **11**11 **01**01
2	**10**01	**01**11	**01**10 **00**11
3	**10**10	**01**11	8 **11**11 **01**11
4	**11**10	**00**10	9 **1(1**10 **01**11



(3) Example of LCD drive output








Input/Output Circuitry

(1) Control pins


The input/output circuitries of the TMP87CH21C/M21C/P21C control pins are shown below. Please specify either the single-clock mode or the dual-clock mode by a code (NM1 or NM2) as an option for an operating mode during reset.



Note 1: The TEST pin of the TMP87PP21 does not have a pull-down resistor (R_{IN}) and a diode (D1). Be sure to fix the TEST pin to low level in MCU mode.

Note 2: The TMP87PP21 is placed in the single-clock mode during reset, and the input/output circuitries are the code NM1 type.

(2) Input/Output Ports
The input/output circuitries of the TMP87CH21C/M21C/P21C input/output ports are shown below.



Note1: P4 port enables the control of ON/OFF operation of the Pch transistor by using the command resister.

Note2: Port P6, P7 and P9 are sink open drain output. But they are also used as a segment output of LCD.

Therefore, absolute maximum ratings of port input voltage should be used in -0.3 to VDD + 0.3 volts.

Electrical Characteristics

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Ratings	Unit
Supply Voltage	V_{DD}		-0/3 to 6.5	
Input Voltage	V_{IN}	. (0)	0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT}		$\frac{1}{2}$ 0.3 to V_{DD} + 0.3	
Output Current (Per 1 pin)	I _{OUT1}	Ports P0, P1, P2, P3, P5, P6, P7, P8, P9, P4 (except P41)	3.2	
,	I _{OUT2}	P41	30	
Output Current (Total)	Σ l _{OUT1}	Ports P0, P1, P2, P3, P5, P6, P7, P8, P9, P4 (except P41)	120	mA
•	Σ I _{OUT2}	P41	30	
Power Dissipation [Topr = 70°C]	PD		350	mW
Soldering Temperature (time)	Tsld		260 (10 s)	
Storage Temperature	Tstg		- 55 to 125	°C
Operating Temperature	Topr		- 30 to 70	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded; a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

 $(\nabla_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Max	Unit
			NORMAL1, 2 mode	4.5		
			fc = 8 MHz IDLE1, 2 mode	4.5		
		$(7/\wedge$	fc = 4.2 MHz			
Supply Voltage	V _{DD}		IDLE1, 2 mode	2.7	5.5	
			fs=// SLOW mode	2.7		
			32.768 kHz SLEEP mode	1		
			STOP mode	2.0		
	V _{IH1}	Except hysteresis input	V _{DD} ≧ 4.5 V	$V_{DD} \times 0.70$	V _{DD}	V
Input High Voltage	V _{IH2}	Hysteresis input	V _{DD} = 4.3 V	$V_{DD} \times 0.75$		
	V ₁ H ₃	\wedge	V _{DD} <4.5 V	$V_{DD} \times 0.90$		
	V _{IL1} Except hysteresis input		V _{DD} ≧ 4.5 V		$V_{DD} \times 0.30$	
Input Low Voltage	$)$ V_{IL2}	Hysteresis input	V _{DD} = 4.3 V	0	$V_{DD} \times 0.25$	
	V _{IL3}	> (()) *	V _{DD} <4.5 V		$V_{DD} \times 0.10$	
	fc	XIN, XOUT	V _{DD} = 4.5 to 5.5 V	0.4	8.0	MHz
Clock Frequency	'(AIN, AUUF	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.4	4.2	
	fs	XTIN, XTOUT		30.0	34.0	kHz

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc: Supply voltage range is specified in NORMAL1/2 mode and IDLE1/2 mode.

DC Characteristics

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis inputs			0.9	_	V
Input Current	I _{IN1}	TEST Open drain ports and tri-state ports	V _{DD} = 5.5 V))) -	± 2	μΑ
	I _{IN3}	RESET, STOP	V _{IN} = 5.5 V/0 V				
Input Low Current	I _{IL}	Push-pull ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$	_	_	- 2	mA
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage Current	I _{LO}	Open drain ports, Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$			2	μΑ
Output High Voltage	V _{OH1}	Push-pull ports P4 ports	$V_{DD} = 4.5 \text{ V} / I_{OH} = -200 \mu\text{A}$	2.4	D) <u>-</u> //	<u> </u>	
Output High voltage	V _{OH2}	Tri- state ports P1, P5 ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	4	//-	V
Output Low Voltage	V _{OL}	Except XOUT and P41	$V_{DD} = 4.5 \text{ V, } I_{OL} = 1.6 \text{ mA}$		>_	0.4	
Output Low Current	I _{OL3}	P41	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$		20	_	
Supply Current in NORMAL 1, 2 mode			$V_{DD} = 5.5 \text{ V}$ $V_{HV} = 5.3 \text{ V}/0.2 \text{ V}$) –	6	9	mA
Supply Current in IDLE 1, 2 mode		4	fc = 8 MHz fs = 32.768 kHz	_	3	4.5	
Supply Current in SLOW mode	I _{DD}		$V_{DD} = 3.0 \text{ V}$ $V_{IN} = 2.8 \text{ V/0.2 V}$	_	30	60	
Supply Current in SLEEP mode			fs = 32.768 kHz LCD driver is not enable	_	15	30	μΑ
Supply Current in STOP mode			$V_{DD} = 5.5 \text{ V}$ $V_{IN} = 5.3 \text{ W} (0.2 \text{ V})$		0.5	10	
Segment Output Low Resistance	R _{OS1}	SEG31 to SEG0					
Common Output Low Resistance	R _{OC1}	COM3 to COMO		_	20	-	
Segment Output High Resistance	R _{OS2}	\$EG31-to-SEG0	776				kΩ
Common Output High Resistance	Roc2	COM3 to COM0	V _{DD} = 5 V, V _{DD} - V _{LC} = 3 V	_	200	_	
-	V _{O2/3}			3.8	4.0	4.2	
Segment/Common	V _{O1/2}	SÉG31 to SEG0 and COM3 to COM0		3.3	3.5	3.7	v
Output Voltage	Vo1/3	COIVIS TO COIVIO		2.8	3.0	3.2	

Note 1: Typical values show those at Topr = 25°C, $V_{DD} = 5 V$.

Note 2: Input Current) The current through pull-up or pull-down resistor is not included.

Note 3: I_{DD}: Except for I_{REF}

Note 4: Output resistors Ros, Roc indicate "on" when switching levels.

Note 5: $V_{02/3}$ indicates an output voltage at the 2/3 level when operating in the 1/4 or 1/3 duty mode.

Note 6: V_{O1/2} indicates an output voltage at the 1/2 level when operating in the 1/2 duty or static mode.

Note 7: $V_{01/3}$ indicates an output voltage at the 1/3 level when operating in the 1/4 or 1/3 duty mode.

Note 8: When using LCD, it is necessary to consider values of Ros1/2 and Roc1/2.

Note 9: Times for SEG/COM output switching on: Ros1, Roc1: 26/fc, 2/fs(s)

Ros2, Roc2: $1/(n \cdot f_F)$

(1/n: duty, f_F : frame frequency)

AD Conversion Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Amelea Defenence Veltano	V_{AREF}	V > 25V	2.7		V _{DD}	
Analog Reference Voltage	V _{ASS}	$V_{AREF} - V_{ASS} \ge 2.5 V$	V _{SS}		1.5	v
Analog Input Voltage	V_{AIN}		VASS	77/5	V _{AREF}	
Analog Supply Current	I _{REF}	$V_{AREF} = 5.5 \text{ V}, \ V_{ASS} = 0.0 \text{ V}$	<u> </u>	0.5	1.0	mA
Nonlinearity Error		$V_{DD} = 5.0 \text{ V}, V_{SS} = 0.0 \text{ V}$		<u> </u>	± 1	
Zero Point Error		V _{AREF} = 5.000 V V _{ASS} = 0.000 V		Y -	± 1	LCD
Full Scale Error		or $V_{DD} = 2.7 \text{ V}, V_{SS} = 0.0 \text{ V}$	7	-	14	LSB
Total Error		V _{AREF} = 2.700 V V _{ASS} = 0.000 V	\ <u>-</u>	- 0	± 2	

Note: Quantizing error is not contained in those errors.

AC Characteristics - 1

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	M(n//	∫ Тур.	Max	Unit	
Maskins Cult Time		In NORMAL 1, 2 mode In IDLE 1, 2 mode	0,5	-	10		
Machine Cycle Time	t _{cy}	In SLEEP mode	117.6	-	133.3	μ\$	
High Level Clock Pulse Width	t _{WCH}	For external clock operation	62.5			ns	
Low Level Clock Pulse Width	twci	(XIN input), fc = 8 MHz	02.3	_	_	113	
High Level Clock Pulse Width	twsh	For external clock operation	14.7				
Low Level Clock Pulse Width	(twys/ <	(XTIN input), fs = 32.768 kHz	14.7	_	_	μS	

AC Characteristics - 2

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter Symbol		Conditions	Min	Тур.	Max	Unit
		In NORMAL 1,2 mode	0.95		10	
Machine Cycle Time	. ^	In IDLE 1, 2 mode	0.93	_	10	1
iviacrime Cycle Time	t _{cy}	In SLOW mode	117.6		133.3	μ\$
		In SLEEP mode	117.0	_	155.5	
High Level Clock Pulse Width	twcH	For external clock operation	110			25
Low Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 4.2 MHz	110	I	I	ns
High Level Clock Pulse Width	twsh	For external clock operation	14.7			
Low Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	_	_	μ\$

Recomended Oscillating Condition-1


(VSS = 0 V, VDD = 4.5 to 5.5 V, Topr = $-30 \text{ to } 70^{\circ}\text{C}$)


Parameter	Osillator	Frequency Recommender OScillator			Recomm Cond	
			KYOCERA	KBR8.0M	30 pF	30 pF
			Standard/Lead Type	CSA8.00MTZ	built-in	built-in
			(MURATA)	CST8.00MTW	30 pF	30 pF
	Ceramic Resonator	8 MHz	Standard/SMP Type (MURATA)	CSAC8.00MT	30 pF	30 pF
High-			Standard/Small ChipType	CSTS8.00MT	built-in	built-in
			(MURATA)		30 pF	30 pF
frequency		4 MHz	KYOCERA	KBR4.0MS	30 pF	30 pF
		8 MHz	тоуосом	210B 8.0000	\bigcirc	
	Crystal Oscillator	4 MHz	тоуосом	204B 4.0000	20 pF	20 pF
Low-frequency	Crystal Oscillator	32.768 kHz	NDK (MX-38T	15 pF	15 pF

Recomended Oscillating Condition-2

$$(VSS = 0 V, VDD = 2.7 \text{ to } 5.5 V, Topr = -30 \text{ to } 70^{\circ}\text{C})$$

Parameter	Osillator	Frequency Recommen		Oscillator	Recommended Condition		
					C ₁	C ₂	
			Standard/Lead Type	CSA4.00MG	30 pF	30pF	
	Ceramic Resonator	4MHz	(MURATA)	CST4.00MGW	built-in 30 pF	built-in 30 pF	
High-			4MHz	Standard/SMD Type (MURATA)	CSA4.00MGC CSAC4.00MGCM	30 pF	30 pF
frequency				I (O/A)	CSTC4.00MG	built-in	built-in
			$(\vee \langle \rangle)$		30 pF	30 pF	
			Standard/Small Chip Type	CSTCS4 DOMG	built-in	built-in	
			Standard/Small Chip Type	C31C34.00IVIG	10 pF	10 pF	





(2) Low-frequency

Note1: When used in high electric field such as a picture tube, the package is recommended to be electrically shielded to maintain a regular operation.

Note2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;

http://www.murata.co.jp/search/index.html