# **Power MOSFET**

# 9.0 A, 52 V, N-Channel, Logic Level, Clamped MOSFET w/ESD Protection in a DPAK Package

#### **Benefits**

- High Energy Capability for Inductive Loads
- Low Switching Noise Generation

#### **Features**

- Diode Clamp Between Gate and Source
- ESD Protection HBM 5000 V
- Active Over-Voltage Gate to Drain Clamp
- Scalable to Lower or Higher R<sub>DS(on)</sub>
- Internal Series Gate Resistance
- Pb-Free Packages are Available

#### **Applications**

Automotive and Industrial Markets:
 Solenoid Drivers, Lamp Drivers, Small Motor Drivers

# **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V <sub>DSS</sub>	52–59	V
Gate-to-Source Voltage - Continuous	V <sub>GS</sub>	±15	V
Drain Current – Continuous @ $T_A = 25^{\circ}C$ – Single Pulse ( $t_p = 10 \mu s$ )	I <sub>D</sub> I <sub>DM</sub>	9.0 35	Α
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	28.8	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 125^{\circ}C$ ( $V_{DD} = 50$ V, $I_{D(pk)} = 1.5$ A, $V_{GS} = 10$ V, $I_{C} = 10$	E <sub>AS</sub>	160	mJ
Thermal Resistance, Junction-to-Case Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	$\begin{array}{c} R_{\thetaJC} \\ R_{\thetaJA} \\ R_{\thetaJA} \end{array}$	5.2 72 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. When surface mounted to a FR4 board using 1" pad size, (Cu area 1.127 in<sup>2</sup>).
- When surface mounted to a FR4 board using minimum recommended pad size, (Cu area 0.412 in<sup>2</sup>).




# ON Semiconductor®

#### http://onsemi.com

V <sub>DSS</sub> (Clamped)	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX (Limited)
52 V	90 m $Ω$	9.0 A





 Y
 = Year
 1 = Gate

 WW
 = Work Week
 2 = Drain

 D9N05CL
 = Device Code
 3 = Source

 G
 = Pb-Free Package
 4 = Drain

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NID9N05CLT4	DPAK	2500/Tape & Reel
NID9N05CLT4G	DPAK (Pb-Free)	2500/Tape & Reel
NID9N05CL	DPAK	75 Units/Rail
NID9N05CLG	DPAK (Pb-Free)	75 Units/Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)


Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (Note 3) ( $V_{GS} = 0 \text{ V}$ , $I_D = 1.0 \text{ mA}$ , $T_J = 25^{\circ}\text{C}$ ) ( $V_{GS} = 0 \text{ V}$ , $I_D = 1.0 \text{ mA}$ , $T_J = -40^{\circ}\text{C}$ to 125°C) Temperature Coefficient (Negative)			52 50.8 -	55 54 –10	59 59.5 –	V V mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V) (V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C)		I <sub>DSS</sub>	- -		10 25	μΑ
Gate–Body Leakage Current $(V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V})$ $(V_{GS} = \pm 14 \text{ V}, V_{DS} = 0 \text{ V})$			- -	_ ±22	±10 -	μΑ
ON CHARACTERISTICS (Note	3)					
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 100 \ \mu\text{A})$ Threshold Temperature Coefficient (Negative)			1.3 -	1.75 -4.5	2.5 -	V mV/°C
$ \begin{array}{c} \text{Static Drain-to-Source On-Resistance (Note 3)} \\ (V_{GS} = 4.0 \text{ V, } I_D = 1.5 \text{ A}) \\ (V_{GS} = 3.5 \text{ V, } I_D = 0.6 \text{ A}) \\ (V_{GS} = 3.0 \text{ V, } I_D = 0.2 \text{ A}) \\ (V_{GS} = 12 \text{ V, } I_D = 9.0 \text{ A}) \\ (V_{GS} = 12 \text{ V, } I_D = 12 \text{ A}) \end{array} $		R <sub>DS(on)</sub>	- - - 70 67	153 175 - 90 95	181 364 1210 - -	mΩ
Forward Transconductance (Note 3) (V <sub>DS</sub> = 15 V, I <sub>D</sub> = 9.0 A)			-	24	-	Mhos
DYNAMIC CHARACTERISTICS	1					
Input Capacitance		C <sub>iss</sub>	_	155	250	pF
Output Capacitance	(V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, f = 10 kHz)	C <sub>oss</sub>	-	60	100	
Transfer Capacitance		C <sub>rss</sub>	-	25	40	7
Input Capacitance		C <sub>iss</sub>	-	175	-	pF
Output Capacitance $(V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$ Transfer Capacitance		C <sub>oss</sub>	-	70	-	7
		C <sub>rss</sub>	-	30	_	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
SWITCHING CHARACTERIST	FICS (Note 4)	1		•		
Turn-On Delay Time		t <sub>d(on)</sub>	-	130	200	ns
Rise Time	(V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 40 V,	t <sub>r</sub>	-	500	750	
Turn-Off Delay Time	$I_D = 9.0 \text{ A}, R_G = 9.0 \Omega$	t <sub>d(off)</sub>	-	1300	2000	
Fall Time	7	t <sub>f</sub>	-	1150	1850	
Turn-On Delay Time		t <sub>d(on)</sub>	-	200	_	ns
Rise Time	(V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 15 V,	t <sub>r</sub>	-	500	_	
Turn-Off Delay Time	$I_D = 1.5 \text{ A}, R_G = 2 \text{ k}\Omega$	t <sub>d(off)</sub>	-	2500	_	
Fall Time		t <sub>f</sub>	-	1800	-	
Turn-On Delay Time		t <sub>d(on)</sub>	-	120	-	ns
Rise Time	(V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 15 V,	t <sub>r</sub>	-	275	-	
Turn-Off Delay Time	$I_D = 1.5 \text{ A}, R_G = 50 \Omega$	t <sub>d(off)</sub>	-	1600	-	
Fall Time		t <sub>f</sub>	-	1100	-	
Gate Charge	(V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 40 V, I <sub>D</sub> = 9.0 A) (Note 3)	Q <sub>T</sub>	-	4.5	7.0	nC
		Q <sub>1</sub>	-	1.2	-	
		Q <sub>2</sub>	-	2.7	-	
Gate Charge	(V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 1.5 A) (Note 3)	Q <sub>T</sub>	-	3.6	-	nC
		Q <sub>1</sub>	-	1.0	-	
	10 = 1.071) (110.00)	Q <sub>2</sub>	-	2.0	-	
SOURCE-DRAIN DIODE CHA	ARACTERISTICS			•		•
Forward On-Voltage	$(I_S = 4.5 \text{ A}, V_{GS} = 0 \text{ V}) \text{ (Note 3)}$ $(I_S = 4.0 \text{ A}, V_{GS} = 0 \text{ V})$ $(I_S = 4.5 \text{ A}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}\text{C})$	V <sub>SD</sub>	- - -	0.86 0.845 0.725	1.2 - -	V
Reverse Recovery Time		t <sub>rr</sub>	-	700	_	ns
	$(I_S = 4.5 \text{ A}, V_{GS} = 0 \text{ V}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	t <sub>a</sub>	-	200	-	
	dig/dt = 10077 (110to 0)	t <sub>b</sub>	-	500	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	6.5	_	μС
ESD CHARACTERISTICS				•	•	•
Electro-Static Discharge	Human Body Model (HBM)	ESD	5000	_	_	V
Capability	Machine Model (MM)		500	_	_	


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.



18 -55°C 16  $T_J =$ <sub>D</sub>, DRAIN CURRENT (AMPS) 14  $T_J = 25^{\circ}C$  $T_J = 100$ °C 12 10 6 2  $V_{DS} \ge 10 \text{ V}$ 0 5 6 9 VGS, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Gate–to–Source Voltage

Figure 4. On-Resistance versus Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

# DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded and the transition time ( $t_r$ , $t_f$ ) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_{D}$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_{D}$  can safely be assumed to equal the values indicated.




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Thermal Response

#### PACKAGE DIMENSIONS

## **DPAK** CASE 369C **ISSUE O**



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.


	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### STYLE 2

PIN 1. GATE

- 2. DRAIN
- 3. SOURCE 4. DRAIN

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and ware registered trademarks of semiconductor components into this controlled to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

# LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA **Phone**: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative