## Renesns

## HD74LV595A

## 8-bit Shift Registers with 3-state Outputs

REJ03D0335-0200Z
(Previous ADE-205-281 (Z))
Rev.2.00
Jun. 28, 2004

## Description

This device each contains an 8-bit serial-in, parallel-out shift registers that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

## Features

- $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V operation
- All inputs $\mathrm{V}_{\mathrm{IH}}(\mathrm{Max})=.5.5 \mathrm{~V}\left(@ \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}\right.$ to 5.5 V$)$
- All outputs $\mathrm{V}_{\mathrm{O}}($ Max. $)=5.5 \mathrm{~V}\left(@ \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}\right)$
- Typical $\mathrm{V}_{\mathrm{OL}}$ ground bounce $<0.8 \mathrm{~V}\left(@ \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
- Typical $\mathrm{V}_{\mathrm{OH}}$ undershoot $>2.3 \mathrm{~V}\left(@ \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
- Output current $\pm 6 \mathrm{~mA}\left(@ \mathrm{~V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right.$ to 3.6 V$), \pm 12 \mathrm{~mA}\left(@ \mathrm{~V}_{\mathrm{CC}}=4.5 \mathrm{~V}\right.$ to 5.5 V$)$
- Ordering Information

| Part Name | Package Type | Package Code | Package <br> Abbreviation | Taping Abbreviation <br> (Quantity) |
| :--- | :--- | :--- | :--- | :--- |
| HD74LV595AFPEL | SOP-16 pin (JEITA) | FP-16DAV | FP | EL $(2,000 \mathrm{pcs} / \mathrm{reel})$ |
| HD74LV595ARPEL | SOP-16 pin (JEDEC) | FP-16DNV | RP | EL $(2,500 \mathrm{pcs} /$ reel $)$ |
| HD74LV595ATELL | TSSOP-16 pin | TTP-16DAV | T | ELL $(2,000 \mathrm{pcs} /$ reel $)$ |

Note: Please consult the sales office for the above package availability.

## Function Table

Inputs

| SER | SRCLK | $\overline{\text { SRCLR }}$ | RCLK | $\bar{G}$ | Function |
| :--- | :--- | :--- | :--- | :--- | :--- |
| X | X | X | X | H | Force outputs into high-impedance state |
| X | X | X | X | L | Enable parallel output |
| X | $X$ | L | X | X | Reset shift register |
| L | $\uparrow$ | H | X | X | Shift data into shift register |
| H | $\uparrow$ | H | X | X | Shift data into shift register |
| X | $\downarrow$ | $H$ | $X$ | $X$ | Shift register remains unchanged |
| X | X | X | $\uparrow$ | X | Transfer shift register contents to latch register |
| X | X | X | $\downarrow$ | X | Latch register remains unchanged |

Note: H: High level
L: Low level
X: Immaterial
$\uparrow$ : Low to high transition
$\downarrow$ : High to low transition

## Pin Arrangement


(Top view)

## Absolute Maximum Ratings

| Item | Symbol | Ratings | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to 7.0 | V |  |
| Input voltage range*1 | $\mathrm{V}_{1}$ | -0.5 to 7.0 | V |  |
| Output voltage range ${ }^{* 1,2}$ | $\mathrm{V}_{0}$ | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | Output: H or L |
|  |  | -0.5 to 7.0 |  | Output: Z or $\mathrm{V}_{\mathrm{Cc}}$ : OFF |
| Input clamp current | $\mathrm{I}_{\mathrm{K}}$ | -20 | mA | $\mathrm{V}_{1}<0$ |
| Output clamp current | lok | $\pm 50$ | mA | $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ |
| Continuous output current | Io | $\pm 25$ | mA | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{Cc}}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | ICC or $\mathrm{I}_{\text {GND }}$ | $\pm 70$ | mA |  |
| Maximum power dissipation at | $\mathrm{P}_{\mathrm{T}}$ | 785 | mW | SOP |
| $\mathrm{Ta}=25^{\circ} \mathrm{C}$ (in still air)** |  | 500 |  | TSSOP |
| Storage temperature | Tstg | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of $150^{\circ} \mathrm{C}$.

Recommended Operating Conditions

| Item | Symbol | Min | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | $\mathrm{V}_{\mathrm{CC}}$ | 2.0 | 5.5 | V |  |
| Input voltage range | $V_{1}$ | 0 | 5.5 | V |  |
| Output voltage range | $\mathrm{V}_{0}$ | 0 | $\mathrm{V}_{C C}$ | V | H or L |
|  |  | 0 | 5.5 |  | High impedance state |
| Output current | ІОн | - | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=2.0 \mathrm{~V}$ |
|  |  | - | -2 | mA | $\mathrm{V}_{\mathrm{CC}}=2.3$ to 2.7 V |
|  |  | - | -6 |  | $\mathrm{V}_{C C}=3.0$ to 3.6 V |
|  |  | - | -12 |  | $\mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V |
|  | loL | - | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |
|  |  | - | 2 | mA | $\mathrm{V}_{C C}=2.3$ to 2.7 V |
|  |  | - | 6 |  | $\mathrm{V}_{\mathrm{CC}}=3.0$ to 3.6 V |
|  |  | - | 12 |  | $\mathrm{V}_{C C}=4.5$ to 5.5 V |
| Input transition rise or fall rate | $\Delta t / \Delta v$ | 0 | 200 | ns/V | $\mathrm{V}_{C C}=2.3$ to 2.7 V |
|  |  | 0 | 100 |  | $\mathrm{V}_{\mathrm{CC}}=3.0$ to 3.6 V |
|  |  | 0 | 20 |  | $\mathrm{V}_{C C}=4.5$ to 5.5 V |
| Operating free-air temperature | Ta | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |

Note: Unused or floating inputs must be held high or low.

## Logic Diagram



Timing Diagram


## DC Electrical Characteristics

$\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Item | Symbol | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 1.5 | - | - | V |  |
|  |  | 2.3 to 2.7 | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ | - | - |  |  |
|  |  | 3.0 to 3.6 | $\mathrm{V}_{\mathrm{Cc}} \times 0.7$ | - | - |  |  |
|  |  | 4.5 to 5.5 | $\mathrm{V}_{\mathrm{Cc}} \times 0.7$ | - | - |  |  |
|  | VIL | 2.0 | - | - | 0.5 |  |  |
|  |  | 2.3 to 2.7 | - | - | $\mathrm{V}_{\mathrm{Cc}} \times 0.3$ |  |  |
|  |  | 3.0 to 3.6 | - | - | $\mathrm{V}_{\mathrm{Cc}} \times 0.3$ |  |  |
|  |  | 4.5 to 5.5 | - | - | $\mathrm{V}_{\mathrm{Cc}} \times 0.3$ |  |  |
| Output voltage | $\mathrm{V}_{\mathrm{OH}}$ | Min to Max | $\mathrm{V}_{\mathrm{CC}}-0.1$ | - | - | V | $\mathrm{l}_{\mathrm{OH}}=-50 \mu \mathrm{~A}$ |
|  |  | 2.3 | 2.0 | - | - |  | $\mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |
|  |  | 3.0 | 2.48 | - | - |  | $\mathrm{l}_{\mathrm{OH}}=-6 \mathrm{~mA}$ |
|  |  | 4.5 | 3.8 | - | - |  | $\mathrm{l}_{\mathrm{OH}}=-12 \mathrm{~mA}$ |
|  | $\mathrm{V}_{\mathrm{OL}}$ | Min to Max | - | - | 0.1 |  | $\mathrm{loL}=50 \mu \mathrm{~A}$ |
|  |  | 2.3 | - | - | 0.4 |  | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
|  |  | 3.0 | - | - | 0.44 |  | $\mathrm{l}_{\text {OL }}=6 \mathrm{~mA}$ |
|  |  | 4.5 | - | - | 0.55 |  | $\mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}$ |
| Input current | $\mathrm{I}_{\mathrm{IN}}$ | 0 to 5.5 | - | - | $\pm 1$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ or GND |
| Off-state output current | $\mathrm{l}_{\mathrm{OZ}}$ | 5.5 | - | - | $\pm 5$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |
| Quiescent supply current | ICC | 5.5 | - | - | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {CC }}$ or GND, $\mathrm{l}_{\mathrm{O}}=0$ |
| Output leakage current | lofF | 0 | - | - | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {I }}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ | 3.3 | - | 3.5 | - | pF | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {cc }}$ or GND |

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

| Item | Symbol | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ |  | Unit | Test <br> Conditions | FROM (Input) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.5 \pm 0.2 \mathrm{~V} \\ & \text { TO } \\ & \text { (Output) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |  |  |  |
| Maximum clock frequency | $\mathrm{f}_{\text {max }}$ | 65 | 80 | - | 45 | - | MHz | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |
|  |  | 60 | 70 | - | 40 | - |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Propagation delay time | $\mathrm{t}_{\text {PLH }} / \mathrm{t}_{\text {PHL }}$ | - | 11.6 | 16.4 | 1.0 | 19.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | SRCLK | Q ${ }^{\prime}$ |
|  |  | - | 14.8 | 19.4 | 1.0 | 22.5 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
|  |  | - | 10.5 | 15.3 | 1.0 | 18.0 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | RCLK | $Q_{\text {A }}-\mathrm{Q}_{\mathrm{H}}$ |
|  |  | - | 13.7 | 18.3 | 1.0 | 21.0 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
|  | $\mathrm{t}_{\text {PHL }}$ | - | 11.2 | 16.2 | 1.0 | 18.2 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\overline{\text { SRCLK }}$ | QH' |
|  |  | - | 14.4 | 19.2 | 1.0 | 21.2 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Enable time | $\mathrm{t}_{\mathrm{zH}}$ | - | 10.3 | 14.8 | 1.0 | 17.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\overline{\mathrm{G}}$ | $Q_{A}-Q_{H}$ |
|  | tzL | - | 12.2 | 17.7 | 1.0 | 20.5 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Disable time | $\mathrm{t}_{\mathrm{Hz}}$ | - | 7.6 | 11.5 | 1.0 | 13.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |
|  | tLz | - | 14.4 | 18.2 | 1.0 | 19.2 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Setup time | tsu | 5.5 | - | - | 5.5 | - | ns |  | SER before SRCLK $\uparrow$ |  |
|  |  | 10.0 | - | - | 10.5 | - |  |  | SRCLK $\uparrow$ before RCLK $\uparrow$ |  |
|  |  | 10.0 | - | - | 11.0 | - |  |  | $\overline{\text { SRCLR }}$ low before RCLK $\uparrow$ |  |
|  |  | 5.0 | - | - | 5.0 | - |  |  | $\overline{\overline{S R C L R}}$ high (inactive) before SRCLK $\uparrow$ |  |
| Hold time | $\mathrm{t}_{\mathrm{n}}$ | 2.0 | - | - | 2.0 | - | ns |  | SER after SRCLK $\uparrow$ |  |
|  |  | 0.5 | - | - | 0.5 | - |  |  | SRCLK | r RCLK $\uparrow$ |
|  |  | 0.5 | - | - | 0.5 | - |  |  | $\overline{\text { SRCLR }}$ | after RCLK $\uparrow$ |
| Pulse width | $\mathrm{t}_{\text {w }}$ | 7.0 | - | - | 7.5 | - | ns |  | RCLK high or low |  |
|  |  | 7.0 | - | - | 7.5 | - |  |  | SRCLK high or low |  |
|  |  | 6.0 | - | - | 6.5 | - |  |  | SRCLR low |  |

Switching Characteristics (cont)

| Item | Symbol | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ |  | Unit | Test <br> Conditions | FROM <br> (Input) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} \\ & \text { TO } \\ & \text { (Output) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |  |  |  |
| Maximum clock frequency | $\mathrm{f}_{\text {max }}$ | 80 | 150 | - | 70 | - | MHz | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |
|  |  | 55 | 130 | - | 50 | - |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Propagation delay time | $\mathrm{t}_{\text {PLH }} / \mathrm{t}_{\text {PHL }}$ | - | 8.8 | 13.0 | 1.0 | 15.0 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | SRCLK | Q ${ }^{\prime}$ |
|  |  | - | 11.3 | 16.5 | 1.0 | 18.5 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
|  |  | - | 7.7 | 11.9 | 1.0 | 13.5 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | RCLK | $Q_{\text {A }}-\mathrm{Q}_{\mathrm{H}}$ |
|  |  | - | 10.2 | 15.4 | 1.0 | 17.0 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
|  | $\mathrm{t}_{\text {PHL }}$ | - | 8.4 | 12.8 | 1.0 | 13.7 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\overline{\text { SRCLK }}$ | Qн' |
|  |  | - | 10.9 | 16.3 | 1.0 | 17.2 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Enable time | $\mathrm{t}_{\mathrm{zH}}$ | - | 7.5 | 11.5 | 1.0 | 13.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\overline{\mathrm{G}}$ | $Q_{\text {A }}-\mathrm{Q}_{\text {H }}$ |
|  | tzL | - | 9.0 | 15.0 | 1.0 | 17.0 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Disable time | $\mathrm{t}_{\mathrm{Hz}}$ | - | 5.9 | 11.7 | 1.0 | 13.5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |
|  | tLz | - | 12.1 | 15.7 | 1.0 | 16.2 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Setup time | tsu | 3.5 | - | - | 3.5 | - | ns |  | SER before SRCLK $\uparrow$ |  |
|  |  | 8.0 | - | - | 8.5 | - |  |  | SRCLK $\uparrow$ | ore RCLK $\uparrow$ |
|  |  | 8.0 | - | - | 9.0 | - |  |  | $\overline{\text { SRCLR }}$ | before RCLK $\uparrow$ |
|  |  | 3.0 | - | - | 3.0 | - |  |  | $\overline{\text { SRCLR }}$ before S | $\begin{aligned} & \text { (inactive) } \\ & \mathrm{K} \uparrow \end{aligned}$ |
| Hold time | $t_{n}$ | 1.5 | - | - | 1.5 | - | ns |  | SER afte | CLK $\uparrow$ |
|  |  | 0.0 | - | - | 0.0 | - |  |  | SRCLK $\uparrow$ | r RCLK $\uparrow$ |
|  |  | 0.0 | - | - | 0.0 | - |  |  | $\overline{\text { SRCLR }}$ | fter RCLK $\uparrow$ |
| Pulse width | $\mathrm{t}_{\text {w }}$ | 5.0 | - | - | 5.0 | - | ns |  | RCLK hig | low |
|  |  | 5.0 | - | - | 5.0 | - |  |  | SRCLK hi | or low |
|  |  | 5.0 | - | - | 5.0 | - |  |  | $\overline{\text { SRCLR }}$ |  |

## Switching Characteristics (cont)

| Item | Symbol | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ |  | Unit | Test <br> Conditions | FROM (Input) | $\mathrm{V}_{\mathrm{CC}}=5.0 \pm 0.5 \mathrm{~V}$ <br> TO (Output) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |  |  |  |
| Maximum lock frequency | $\mathrm{f}_{\text {max }}$ | 135 | 185 | - | 115 | - | MHz | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |
|  |  | 95 | 155 | - | 85 | - |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Propagation delay time | $\mathrm{t}_{\text {PLH }} / \mathrm{t}_{\text {PHL }}$ | - | 6.2 | 8.2 | 1.0 | 9.4 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | SRCLK | $\mathrm{Q}^{\prime}$ |
|  |  | - | 7.7 | 10.2 | 1.0 | 11.4 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
|  |  | - | 5.4 | 7.4 | 1.0 | 8.5 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | RCLK | $Q_{\text {A }}-\mathrm{Q}_{\mathrm{H}}$ |
|  |  | - | 6.9 | 9.4 | 1.0 | 10.5 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
|  | tpHL | - | 5.9 | 8.0 | 1.0 | 9.1 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\overline{\text { SRCLK }}$ | Q ${ }^{\prime}$ |
|  |  | - | 7.4 | 10.0 | 1.0 | 11.1 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Enable time | $\mathrm{t}_{\mathrm{zH}}$ | - | 4.8 | 8.6 | 1.0 | 10.0 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\overline{\mathrm{G}}$ | $Q_{A}-Q_{H}$ |
|  | tzL | - | 8.3 | 10.6 | 1.0 | 12.0 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Disable time | $t_{H z}$ | - | 4.8 | 8.6 | 1.0 | 10.0 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  |
|  | tız | - | 7.6 | 11.0 | 1.0 | 11.0 |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ |  |  |
| Setup time |  | 3.0 | - | - | 3.0 | - | ns |  | SER before SRCLK $\uparrow$ |  |
|  | tsu | 5.0 | - | - | 5.0 | - |  |  | SRCLK $\uparrow$ before RCLK $\uparrow$ |  |
|  |  | 5.0 | - | - | 5.0 | - |  |  | $\overline{\text { SRCLR }}$ low before RCLK $\uparrow$ |  |
|  |  | 2.5 | - | - | 2.5 | - |  |  | $\overline{\overline{S R C L R}}$ high (inactive) before SRCLK $\uparrow$ |  |
| Hold time | $\mathrm{t}_{\mathrm{n}}$ | 2.0 | - | - | 2.0 | - | ns |  | SER after SRCLK $\uparrow$ |  |
|  |  | 0.0 | - | - | 0.0 | - |  |  | SRCLK | R RCLK $\uparrow$ |
|  |  | 0.0 | - | - | 0.0 | - |  |  | $\overline{\text { SRCLR }}$ | fter RCLK $\uparrow$ |
| Pulse width | $\mathrm{t}_{\text {w }}$ | 5.0 | - | - | 5.0 | - | ns |  | RCLK high or low |  |
|  |  | 5.0 | - | - | 5.0 | - |  |  | SRCLK high or low |  |
|  |  | 5.0 | - | - | 5.0 | - |  |  | $\overline{\text { SRCLR }}$ |  |

## Output-skew Characteristics

| Item | Symbol | $\mathrm{V}_{\mathrm{cc}}=(\mathrm{V})$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Unit |
| Output skew | $\mathrm{t}_{\text {sk }}(0)$ | 2.3 to 2.7 | - | 2.0 | - | 2.0 | ns |
|  |  | 3.0 to 3.6 | - | 1.5 | - | 1.5 |  |
|  |  | 4.5 to 5.5 | - | 1.0 | - | 1.0 |  |

Note: Skew between any outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

## Operating Characteristics

$$
\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}
$$

| Item | Symbol | $\mathrm{V}_{\mathrm{cc}}=(\mathrm{V})$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Power dissipation capacitance | $\mathrm{C}_{\text {PD }}$ | 3.3 | - | 32.7 | - | pF | $\mathrm{f}=10 \mathrm{MHz}$ |
|  |  | 5.0 | - | 33.1 | - |  |  |

## Noise Characteristics

| Item | Symbol | $\mathrm{V}_{\mathrm{cc}}=(\mathrm{V})$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | Unit | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Quiet output, maximum dynamic $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\text {OL (P) }}$ | 3.3 | - | 0.65 | 0.8 | V |  |
| Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OL}}$ | VoL (V) | 3.3 | - | -0.59 | -0.8 | V |  |
| Quiet output, minimum dynamic $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{OH}(\mathrm{V})}$ | 3.3 | - | 2.84 | - | V |  |
| High-level dynamic input voltage | $\mathrm{V}_{\mathrm{IH} \text { ( } \mathrm{D})}$ | 3.3 | 2.31 | - | - | V |  |
| Low-level dynamic input voltage | $\mathrm{V}_{\text {IL ( }}$ ( ) | 3.3 | - | - | 0.99 | V |  |

## Test Circuit



Note: $\mathrm{C}_{\mathrm{L}}$ includes the probe and jig capacitance.

Waveform - 1


Waveform - 2


Waveform - 3


Waveform - 4


Waveform - 5


Waveform - 6


Notes: 1. Input waveform: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Zo}=50 \Omega, \mathrm{t} \leq 3 \mathrm{~ns}, \mathrm{t} \leq 3 \mathrm{~ns}$
2. Waveform-A is for an output with internal conditions such that the output is low except when disabled by the output control.
3. Waveform-B is for an output with internal conditions such that the output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.

## Package Dimensions



As of January, 2003
Unit: mm

*Ni/Pd/Au plating

| Package Code | FP-16DNV |
| :--- | :--- |
| JEDEC | Conforms |
| JEITA | Conforms |
| Mass (reference value) | 0.15 g |


*Ni/Pd/Au plating

| Package Code | TTP-16DAV |
| :--- | :--- |
| JEDEC | - |
| JEITA | - |
| Mass (reference value) | 0.05 g |

RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials
2. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is herefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
3. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
4. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
5. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials
6. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and Any diversion or reexport contrary to the expert control laws and regula
ns of Japan and/or the country of destination is prohibited.
7. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585900

## Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 38070 0, Fax: <49> (89) 9293011
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, \#99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

