

# HD74LV595A

# 8-bit Shift Registers with 3-state Outputs

REJ03D0335-0200Z (Previous ADE-205-281 (Z)) Rev.2.00 Jun. 28, 2004

## **Description**

This device each contains an 8-bit serial-in, parallel-out shift registers that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

#### **Features**

- $V_{CC} = 2.0 \text{ V to } 5.5 \text{ V operation}$
- All inputs  $V_{IH}$  (Max.) = 5.5 V (@ $V_{CC}$  = 0 V to 5.5 V)
- All outputs  $V_0$  (Max.) = 5.5 V (@ $V_{CC}$  = 0 V)
- Typical  $V_{OL}$  ground bounce < 0.8 V (@ $V_{CC}$  = 3.3 V, Ta = 25°C)
- Typical  $V_{OH}$  undershoot > 2.3 V (@ $V_{CC}$  = 3.3 V, Ta = 25°C)
- Output current  $\pm 6$  mA (@V<sub>CC</sub> = 3.0 V to 3.6 V),  $\pm 12$  mA (@V<sub>CC</sub> = 4.5 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV595AFPEL	SOP-16 pin (JEITA)	FP-16DAV	FP	EL (2,000 pcs/reel)
HD74LV595ARPEL	SOP-16 pin (JEDEC)	FP-16DNV	RP	EL (2,500 pcs/reel)
HD74LV595ATELL	TSSOP-16 pin	TTP-16DAV	Т	ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

#### **Function Table**

Inputs

SER	SRCLK	SRCLR	RCLK	G	Function
Χ	Х	Х	Χ	Н	Force outputs into high-impedance state
Χ	X	Х	Χ	L	Enable parallel output
Χ	Х	L	Х	Χ	Reset shift register
L	1	Н	Х	Χ	Shift data into shift register
Н	<b>1</b>	Н	Χ	Χ	Shift data into shift register
X	$\downarrow$	Н	Х	Χ	Shift register remains unchanged
Χ	Х	Х	<b>↑</b>	Χ	Transfer shift register contents to latch register
X	Х	Х	$\downarrow$	Χ	Latch register remains unchanged


Note: H: High level

L: Low level X: Immaterial

1: Low to high transition

↓: High to low transition

#### **Pin Arrangement**



## **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	Vcc	-0.5 to 7.0	V	
Input voltage range*1	VI	-0.5 to 7.0	V	
Output voltage range*1, 2	Vo	$-0.5$ to $V_{CC} + 0.5$	V	Output: H or L
		-0.5 to 7.0		Output: Z or V <sub>CC</sub> : OFF
Input clamp current	I <sub>IK</sub>	-20	mA	V <sub>1</sub> < 0
Output clamp current	I <sub>OK</sub>	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	Io	±25	mA	$V_O = 0$ to $V_{CC}$
Continuous current through	I <sub>CC</sub> or I <sub>GND</sub>	±70	mA	
V <sub>CC</sub> or GND				
Maximum power dissipation at	P <sub>T</sub>	785	mW	SOP
Ta = $25^{\circ}$ C (in still air)* <sup>3</sup>		500		TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.


- 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 2. This value is limited to 5.5 V maximum.
- 3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

# **Recommended Operating Conditions**


Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	Vcc	2.0	5.5	V	
Input voltage range	Vı	0	5.5	V	
Output voltage range	Vo	0	V <sub>CC</sub>	V	H or L
		0	5.5		High impedance state
Output current	I <sub>OH</sub>	_	<b>-</b> 50	μΑ	V <sub>CC</sub> = 2.0 V
		_	-2	mA	V <sub>CC</sub> = 2.3 to 2.7 V
		_	-6		V <sub>CC</sub> = 3.0 to 3.6 V
		_	-12		V <sub>CC</sub> = 4.5 to 5.5 V
	I <sub>OL</sub>	_	50	μΑ	V <sub>CC</sub> = 2.0 V
		_	2	mA	V <sub>CC</sub> = 2.3 to 2.7 V
		_	6		V <sub>CC</sub> = 3.0 to 3.6 V
		_	12		V <sub>CC</sub> = 4.5 to 5.5 V
Input transition rise or fall rate	Δt /Δν	0	200	ns/V	V <sub>CC</sub> = 2.3 to 2.7 V
		0	100		V <sub>CC</sub> = 3.0 to 3.6 V
		0	20		V <sub>CC</sub> = 4.5 to 5.5 V
Operating free-air temperature	Та	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

#### Logic Diagram



# **Timing Diagram**



# **DC Electrical Characteristics**

Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	V <sub>CC</sub> (V)	Min	Тур	Max	Unit	Test Conditions
Input voltage	$V_{IH}$	2.0	1.5	_	_	V	
		2.3 to 2.7	$V_{CC} \times 0.7$	_	_		
		3.0 to 3.6	$V_{CC} \times 0.7$	_	_		
		4.5 to 5.5	$V_{CC} \times 0.7$	_	_		
	V <sub>IL</sub>	2.0	_	_	0.5		
		2.3 to 2.7	_	_	$V_{CC} \times 0.3$		
		3.0 to 3.6	_	_	$V_{\text{CC}}\!\times\!0.3$		
		4.5 to 5.5	_	_	$V_{\text{CC}}\!\times\!0.3$		
Output voltage	V <sub>OH</sub>	Min to Max	V <sub>CC</sub> - 0.1	_	_	V	$I_{OH} = -50  \mu A$
		2.3	2.0	_	_		$I_{OH} = -2 \text{ mA}$
		3.0	2.48	_	_		$I_{OH} = -6 \text{ mA}$
		4.5	3.8		_		$I_{OH} = -12 \text{ mA}$
	V <sub>OL</sub>	Min to Max	_	_	0.1		$I_{OL} = 50 \mu A$
		2.3	_		0.4		$I_{OL} = 2 \text{ mA}$
		3.0	_		0.44		$I_{OL} = 6 \text{ mA}$
		4.5	_		0.55		I <sub>OL</sub> = 12 mA
Input current	I <sub>IN</sub>	0 to 5.5	_	_	±1	μΑ	$V_{IN} = 5.5 \text{ V or GND}$
Off-state output	l <sub>OZ</sub>	5.5	_	_	±5	μΑ	$V_O = V_{CC}$ or GND
current							
Quiescent supply	I <sub>CC</sub>	5.5	_	_	20	μΑ	$V_{IN} = V_{CC}$ or GND, $I_O = 0$
current							
Output leakage current	I <sub>OFF</sub>	0	_	_	5	μΑ	$V_1$ or $V_0 = 0$ to 5.5 V
Input capacitance	C <sub>IN</sub>	3.3	_	3.5	_	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

# **Switching Characteristics**

 $V_{CC}=2.5\pm0.2~V$ 

		Ta = :	25°C		Ta = -4	40 to 85°C		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum	f <sub>max</sub>	65	80	_	45	_	MHz	C <sub>L</sub> = 15 pF		
clock frequency		60	70	_	40	_	_'	$C_L = 50 pF$	_	
Propagation	t <sub>PLH</sub> /t <sub>PHL</sub>	_	11.6	16.4	1.0	19.5	ns	$C_{L} = 15 \text{ pF}$	SRCLK	Q <sub>H</sub> '
delay time		_	14.8	19.4	1.0	22.5	_'	$C_L = 50 pF$	_	
		_	10.5	15.3	1.0	18.0	_'	C <sub>L</sub> = 15 pF	RCLK	$Q_A - Q_H$
		_	13.7	18.3	1.0	21.0	_'	$C_L = 50 pF$	_	
	t <sub>PHL</sub>	_	11.2	16.2	1.0	18.2	_	C <sub>L</sub> = 15 pF	SRCLK	Q <sub>H</sub> '
		_	14.4	19.2	1.0	21.2	_'	$C_L = 50 pF$	_	
Enable time	t <sub>ZH</sub>	_	10.3	14.8	1.0	17.5	ns	$C_{L} = 15 \text{ pF}$	G	$Q_A - Q_H$
	$t_{ZL}$	_	12.2	17.7	1.0	20.5	_'	$C_L = 50 pF$	_	
Disable time	t <sub>HZ</sub>	_	7.6	11.5	1.0	13.5	ns	$C_{L} = 15 \text{ pF}$	_	
	$t_{LZ}$	_	14.4	18.2	1.0	19.2	_'	$C_L = 50 pF$	_	
Setup time	t <sub>SU</sub>	5.5	_	_	5.5	_	ns		SER before	SRCLK ↑
		10.0	_	_	10.5	_	_'		SRCLK ↑ b	efore RCLK ↑
		10.0	_	_	11.0	_	_'		SRCLR lov	v before RCLK ↑
		5.0	_	_	5.0	_	_'			h (inactive)
									before SRC	CLK ↑
Hold time	$t_h$	2.0	_	_	2.0	_	ns		SER after S	SRCLK ↑
		0.5	_	_	0.5	_	_		SRCLK ↑ a	ifter RCLK ↑
		0.5	_	_	0.5	_			SRCLR lov	v after RCLK ↑
Pulse width	t <sub>w</sub>	7.0	_	_	7.5		ns		RCLK high	or low
		7.0	_	_	7.5	_	_		SRCLK hig	h or low
		6.0	_	_	6.5	_	_		SRCLR lov	I

# **Switching Characteristics (cont)**

Vaa	- 4 4	+ (	1 4	\/
A ( .( .	= 3.3	<u> </u>	J.J	v

		Ta =	25°C		Ta = -	-40 to 85°C		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum	f <sub>max</sub>	80	150	_	70	_	MHz	C <sub>L</sub> = 15 pF		
clock frequency		55	130	_	50	_	_	$C_L = 50 pF$	_	
Propagation	t <sub>PLH</sub> /t <sub>PHL</sub>	_	8.8	13.0	1.0	15.0	ns	$C_{L} = 15  pF$	SRCLK	Q <sub>H</sub> '
delay time		_	11.3	16.5	1.0	18.5	=	$C_L = 50 pF$	_	
		_	7.7	11.9	1.0	13.5	=	$C_{L} = 15 pF$	RCLK	$Q_A - Q_H$
		_	10.2	15.4	1.0	17.0	=	$C_L = 50 pF$	_	
	t <sub>PHL</sub>	_	8.4	12.8	1.0	13.7	_'	$C_{L} = 15 pF$	SRCLK	Q <sub>H</sub> '
		_	10.9	16.3	1.0	17.2	=	$C_L = 50 pF$	_	
Enable time	t <sub>ZH</sub>	_	7.5	11.5	1.0	13.5	ns	$C_{L} = 15  pF$	G	$Q_A - Q_H$
	$t_{ZL}$	_	9.0	15.0	1.0	17.0		$C_L = 50 pF$	_	
Disable time	t <sub>HZ</sub>	_	5.9	11.7	1.0	13.5	ns	$C_{L} = 15 \text{ pF}$	<u></u>	
	$t_{LZ}$	_	12.1	15.7	1.0	16.2		$C_L = 50 pF$		
Setup time	t <sub>SU</sub>	3.5	_	_	3.5	_	ns		SER before	SRCLK ↑
		8.0	_	_	8.5	_			SRCLK ↑ be	efore RCLK ↑
		8.0	_	_	9.0	_			SRCLR low	before RCLK ↑
		3.0	_	_	3.0	_	=		SRCLR high	(inactive)
									before SRC	LK↑
Hold time	$t_h$	1.5	_	_	1.5	_	ns		SER after S	RCLK↑
		0.0	_	_	0.0	_	_		SRCLK ↑ af	ter RCLK ↑
		0.0	_	_	0.0	_			SRCLR low	after RCLK ↑
Pulse width	$t_w$	5.0	_	_	5.0	_	ns		RCLK high	or low
		5.0	_	_	5.0	_			SRCLK high	or low
		5.0	_	_	5.0	_	-		SRCLR low	

# **Switching Characteristics (cont)**

 $V_{CC}=5.0\pm0.5~V$ 

		Ta =	25°C		Ta = -	-40 to 85°C		Test	FROM	ТО
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum	$f_{\text{max}}$	135	185	_	115	_	MHz	C <sub>L</sub> = 15 pF		
lock frequency		95	155	_	85	_	_	$C_L = 50 pF$	_	
Propagation	t <sub>PLH</sub> /t <sub>PHL</sub>	_	6.2	8.2	1.0	9.4	ns	$C_{L} = 15 \text{ pF}$	SRCLK	Q <sub>H</sub> '
delay time		_	7.7	10.2	1.0	11.4		$C_L = 50 pF$		
		_	5.4	7.4	1.0	8.5		$C_L = 15 pF$	RCLK	$Q_A - Q_H$
		_	6.9	9.4	1.0	10.5		$C_L = 50 pF$		
	t <sub>PHL</sub>	_	5.9	8.0	1.0	9.1		$C_L = 15 pF$	SRCLK	Q <sub>H</sub> '
		_	7.4	10.0	1.0	11.1		$C_L = 50 pF$		
Enable time	$t_{ZH}$	_	4.8	8.6	1.0	10.0	ns	$C_{L} = 15 \text{ pF}$	G	$Q_A - Q_H$
	$t_{ZL}$	_	8.3	10.6	1.0	12.0		$C_L = 50 pF$		
Disable time	$t_{HZ}$		4.8	8.6	1.0	10.0	ns	$C_{L} = 15 \text{ pF}$	_	
	$t_{LZ}$	_	7.6	11.0	1.0	11.0		$C_L = 50 pF$		
Setup time	$t_{SU}$	3.0	_	_	3.0	_	ns		SER before	SRCLK ↑
		5.0	_	_	5.0	_	_		SRCLK ↑ be	efore RCLK ↑
		5.0	_	_	5.0	_	_		SRCLR low	before RCLK ↑
		2.5	_	_	2.5	_			SRCLR high	•
									before SRC	
Hold time	$t_h$	2.0	_	_	2.0	_	ns		SER after S	
		0.0	_	_	0.0	_	_		SRCLK ↑ af	ter RCLK ↑
		0.0	_	_	0.0	_			SRCLR low	after RCLK ↑
Pulse width	$t_w$	5.0	_	_	5.0	_	ns		RCLK high	or low
		5.0	_	_	5.0	_	_		SRCLK high	or low
		5.0	_	_	5.0	_			SRCLR low	

# **Output-skew Characteristics**

 $C_L = 50 \text{ pF}$ 

			Ta = 25	°C	Ta = -4	0 to 85°C	
Item	Symbol	$V_{CC} = (V)$	Min	Max	Min	Max	Unit
Output skew	t <sub>sk (O)</sub>	2.3 to 2.7	_	2.0	_	2.0	ns
		3.0 to 3.6	_	1.5	_	1.5	
		4.5 to 5.5	_	1.0	_	1.0	

Note: Skew between any outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

# **Operating Characteristics**

 $C_L = 50 pF$ 


			1a = 2	50			
Item	Symbol	$V_{CC} = (V)$	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	$C_{PD}$	3.3	_	32.7	_	pF	f = 10 MHz
		5.0	_	33.1	_	<del></del>	


## **Noise Characteristics**


 $C_L = 50 \text{ pF}$ 

			Ta = 25	5°C			
Item	Symbol	$V_{CC} = (V)$	Min	Тур	Max	Unit	Test Conditions
Quiet output, maximum dynamic V <sub>OL</sub>	V <sub>OL (P)</sub>	3.3	_	0.65	8.0	V	
Quiet output, minimum dynamic V <sub>OL</sub>	$V_{OL\ (V)}$	3.3	_	-0.59	-0.8	V	
Quiet output, minimum dynamic V <sub>OH</sub>	$V_{OH\ (V)}$	3.3	_	2.84	_	V	
High-level dynamic input voltage	$V_{\text{IH (D)}}$	3.3	2.31	_	_	V	
Low-level dynamic input voltage	$V_{\text{IL }(D)}$	3.3	_	_	0.99	V	


## **Test Circuit**








Waveform - 5




Waveform - 6





Notes: 1. Input waveform: PRR  $\leq$  1 MHz, Zo = 50  $\Omega,\,t\,\leq$  3 ns,  $t\,\leq$  3 ns

- 2. Waveform—A is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform—B is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The output are measured one at a time with one transition per measurement.

## **Package Dimensions**







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used

- use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

**Renesas Technology Taiwan Co., Ltd.** FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001