# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. 

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp. Customer Support Dept.
April 1, 2003

# MITSUBISHI 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES 

# 3850/3851 Group 

User's Manual

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of JAPAN and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

| Rev. <br> No. | Revision Description | Rev. <br> date |  |
| :---: | :---: | :---: | :---: |
| 1.0 | First Edition |  |  |
|  |  |  |  |

## Preface

This user's manual describes Mitsubishi's CMOS 8bit microcomputers 3851 Group and 3850 Group. After reading this manual, the user should have a through knowledge of their functions and features, and should be able to fully utilize the product. The manual starts with specifications and ends with application examples.

The difference between the 3851 Group and 3850 Group is the $I^{2} \mathrm{C}$-BUS built-in or not. The 3850 Group does not have the built-in $I^{2} \mathrm{C}$-BUS. Accordingly, use this user's manual with care, considering the difference between the 3851 Group and 3850 Group. This user's manual mainly explains the 3851 Group. The difference is explained in the section "FUNCTIONAL DESCRIPTION SUPPLEMENT of Chapter 1 ".

For details of software, refer to the "740 SERIES SOFTWARE MANUAL."
For details of development support tools, refer to the data book or the data sheet of "DEVELOPMENT SUPPORT TOOLS FOR 740 FAMILY".

## BEFORE USING THIS MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development. Chapter 3 also includes necessary information for systems development. You must refer to that chapter.

## 1. Organization

## - CHAPTER 1 hARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

## - CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of relevant registers.

## - CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers, the Mask ROM confirmation form (for mask ROM version), the ROM programming confirmation form (for One Time PROM version), and the Mark specification form which are to be submitted when ordering.

## 2. Structure of register

The figure of each register structure describes its functions, contents at reset, and attributes as follows :


Note 1:. Contents immediately after reset release
$0 \ldots . .$. " 0 " at reset release
1....... "1" at reset release
?....... Undefined at reset release
*....... Contents determined by option at reset release
Note 2: Bit attributes......... The attributes of control register bits are classified into 3 bytes : read-only, writeonly and read and write. In the figure, these attributes are represented as follows :

| R.......Read | W......Write |
| :--- | :--- |
| O..... Read enabled | $\bigcirc \ldots$. Write enabled |
| $\times . . . .$. Read disabled | $\times . . .$. Write disabled |
|  | $* \ldots \ldots . .0 "$ write |

## Table of contents

## CHAPTER 1 HARDWARE

DESCRIPTION ................................................................................................................................ 1-2
FEATURES. 1-2
APPLICATION,.....................................................................................................................1-2
PIN CONFIGURATION (TOP VIEW)....................................................................................1-2
FUNCTIONAL BLOCK ........................................................................................................1-3
PIN DESCRIPTION .............................................................................................................1-4
PART NUMBERING .............................................................................................................1-5
GROUP EXPANSION...........................................................................................................1-6
Memory Type...................................................................................................................1-6
Memory Size_..................................................................................................................1-6
Packages_........................................................................................................................1-6
FUNCTIONAL DESCRIPTION.............................................................................................1-7
Central Processing Unit (CPU)........................................................................................1-7
MEMORY|......................................................................................................................1-11
I/O PORTS ....................................................................................................................1-13
INTERRUPTS................................................................................................................. 1-16
TIMERS _.........................................................................................................................1-19
SERIAL I/O....................................................................................................................1-21
MULTI-MASTER I ${ }^{2}$ C-BUS INTERFACE .........................................................................1-25
PULSE WIDTH MODULATION (PWM).......................................................................... 1-36
A-D CONVERTER|........................................................................................................1-38
WATCHDOG TIMER .....................................................................................................1-39
RESET CIRCUIT...........................................................................................................1-40
CLOCK GENERATING CIRCUIT...................................................................................1-42
NOTES ON PROGRAMMING ............................................................................................1-45
Processor Status Register,............................................................................................. 1-45
Interrupts|........................................................................................................................1-45
Decimal Calculations......................................................................................................1-45
Timers ............................................................................................................................. 1-45
Multiplication and Division Instructions..........................................................................1-45
Ports |............................................................................................................................... 1-45
Serial I/O_......................................................................................................................... 1-45
A-D Converter.................................................................................................................1-45
Instruction Excution Time .............................................................................................. 1-45
DATA REQUIRED FOR MASK ORDERS ,.........................................................................1-46
DATA REQUIRED FOR ROM WRITING ORDERS..............................................................1-46
ROM PROGRAMMING METHOD |......................................................................................1-46
FUNCTIONAL DESCRIPTION SUPPLEMENT......................................................................-1-47
Interrupt |......................................................................................................................... 1-47
Timing After Interrupt.................................................................................................... 1-48
A-D Converter...............................................................................................................1-49
MISRG|........................................................................................................................... 1-51
3850 Group................................................................................................................... 1-53
2.1 I/O port ..... 2-2
2.1.1 Memory map ..... 2-2
2.1.2 Relevant registers ..... 2-2
2.1.3 Handling of unused pins ..... 2-3
2.1.4 Notes on input and output pins ..... 2-4
2.1.5 Termination of unused pins ..... 2-5
2.2 Timer ..... 2-6
2.2.1 Memory map ..... 2-6
2.2.2 Relevant registers ..... 2-6
2.2.3 Timer application examples ..... 2-12
2.2.4 Notes on timer. ..... 2-25
2.3 Serial I/O ..... 2-26
2.3.1 Memory map ..... 2-26
2.3.2 Relevant registers ..... 2-27
2.3.3 Serial I/O connection examples ..... 2-31
2.3.4 Setting of serial I/O transfer data format ..... 2-33
2.3.5 Serial I/O application examples ..... 2-34
2.3.6 Notes on serial I/O ..... 2-52
2.4 Muti-master ${ }^{2}$ C-BUS Interface ..... 2-55
2.4.1 Memory map ..... 2-55
2.4.2 Relevant registers ..... 2-55
2.4.3 $\mathrm{I}^{2} \mathrm{C}$-BUS overview ..... 2-61
2.4.4 Communication format ..... 2-62
2.4.5 Synchronization and Arbitration lost ..... 2-63
2.4.6 SMBUS communication usage example. ..... 2-65
2.4.7 Notes on muti-master $I^{2} \mathrm{C}$-BUS Interface ..... 2-81
2.4.8 Notes on programming for SMBUS interface. ..... 2-84
2.5 PWM ..... 2-85
2.5.1 Memory map ..... 2-85
2.5.2 Relevant registers ..... 2-85
2.5.3 PWM output circuit application example ..... 2-87
2.5.4 Notes on PWM ..... 2-89
2.6 A-D converter ..... 2-90
2.6.1 Memory map ..... 2-90
2.6.2 Relevant registers ..... 2-90
2.6.3 A-D converter application examples ..... 2-93
2.6.4 Notes on A-D converter ..... 2-95
2.7 Reset ..... 2-96
2.7.1 Connection example of reset IC ..... 2-96
2.7.2 Notes on RESET pin ..... 2-97

## CHAPTER 3 APPENDIX

3.1 Electrical characteristics ..... 3-2
3.1.1 Absolute maximum ratings ..... 3-2
3.1.2 Recommended operating conditions ..... 3-3
3.1.3 Electrical characteristics ..... 3-5
3.1.4 A-D converter characteristics ..... 3-6
3.1.5 Timing requirements ..... 3-7
3.1.6 Switching characteristics ..... 3-8
3.1.7 Multi-master ${ }^{2} \mathrm{C}$-BUS bus line characteristics ..... 3-11
3.2 Standard characteristics ..... 3-12
3.2.1 Power source current characteristic examples ..... 3-12
3.2.2 Port standard characteristic examples . ..... 3-15
3.2.3 A-D conversion standard characteristics ..... 3-17
3.3 Notes on use ..... 3-18
3.3.1 Notes on interrupts ..... 3-18
3.3.2 Notes on timer. ..... 3-19
3.3.3 Notes on serial I/O ..... 3-19
3.3.4 Notes on multi-master ${ }^{2} \mathrm{C}$-BUS interface ..... 3-21
3.3.5 Notes on A-D converter ..... 3-24
3.3.6 Notes on watchdog timer ..... 3-24
3.3.7 Notes on RESET pin ..... 3-24
3.3.8 Notes on input and output pins ..... 3-25
3.3.9 Notes on low-speed operation mode ..... 3-26
3.3.10 Notes on restarting oscillation ..... 3-26
3.3.11 Notes on programming. ..... 3-27
3.3.12 Programming and test of built-in PROM version ..... 3-29
3.3.13 Notes on built-in PROM version ..... 3-29
3.3.14 Termination of unused pins ..... 3-31
3.4 Countermeasures against noise ..... 3-32
3.4.1 Shortest wiring length ..... 3-32
3.4.2 Connection of bypass capacitor across $\mathrm{V}_{\text {ss }}$ line and $\mathrm{V}_{\mathrm{cc}}$ line. ..... 3-34
3.4.3 Wiring to analog input pins ..... 3-35
3.4.4 Oscillator concerns ..... 3-35
3.4.5 Setup for I/O ports ..... 3-37
3.4.6 Providing of watchdog timer function by software ..... 3-38
3.5 List of registers ..... 3-39
3.6 Mask ROM confirmation form. ..... 3-56
3.7 ROM programming confirmation form ..... 3-66
3.8 Mark specification form ..... 3-74
3.9 Package outline ..... 3-76
3.10 Machine instructions ..... 3-78
3.11 List of instruction codes ..... 3-89
3.12 SFR memory map ..... 3-90
3.13 Pin configurations. ..... 3-91

## List of figures

## CHAPTER 1 HARDWARE

Fig. 1 M38513M4-XXXFP/SP pin configuration ..... 1-2
Fig. 2 Functional block diagram ..... 1-3
Fig. 3 Part numbering ..... 1-5
Fig. 4 Memory expansion plan ..... 1-6
Fig. 5740 Family CPU register structure ..... 1-7
Fig. 6 Register push and pop at interrupt generation and subroutine call ..... 1-8
Fig. 7 Structure of CPU mode register ..... 1-10
Fig. 8 Memory map diagram ..... 1-11
Fig. 9 Memory map of special function register (SFR) ..... 1-12
Fig. 10 Port block diagram (1) ..... 1-14
Fig. 11 Port block diagram (2) ..... 1-15
Fig. 12 Interrupt control ..... 1-18
Fig. 13 Structure of Interrupt-related registers (1) ..... 1-18
Fig. 14 Structure of timer XY mode register ..... 1-19
Fig. 15 Structure of timer count source selection register ..... 1-19
Fig. 16 Block diagram of timer X, timer 1 and timer 2 ..... 1-20
Fig. 17 Block diagram of clock synchronous serial I/O ..... 1-21
Fig. 18 Operation of clock synchronous serial I/O function ..... 1-21
Fig. 19 Block diagram of UART serial I/O ..... 1-22
Fig. 20 Operation of UART serial I/O function ..... 1-23
Fig. 21 Structure of serial I/O control registers ..... 1-24
Fig. 22 Block diagram of multi-master $I^{2} \mathrm{C}$-BUS interface ..... 1-25
Fig. 23 Structure of $I^{2} \mathrm{C}$ address register ..... 1-26
Fig. 24 Structure of ${ }^{2} \mathrm{C}$ clock control register ..... 1-27
Fig. 25 SDA/SCL pin selection bit ..... 1-28
Fig. 26 Structure of $I^{2} \mathrm{C}$ control register ..... 1-28
Fig. 27 Structure of $I^{2} \mathrm{C}$ status register ..... 1-30
Fig. 28 Interrupt request signal generating timing ..... 1-30
Fig. 29 START condition generating timing diagram ..... 1-31
Fig. 30 STOP condition generating timing diagram ..... 1-31
Fig. 31 START/STOP condition detecting timing diagram ..... 1-31
Fig. 32 STOP condition detecting timing diagram ..... 1-31
Fig. 33 Structure of ${ }^{2} \mathrm{C}$ START/STOP condition control register ..... 1-33
Fig. 34 Address data communication format ..... 1-33
Fig. 35 Timing of PWM period ..... 1-36
Fig. 36 Block diagram of PWM function ..... 1-36
Fig. 37 Structure of PWM control register ..... 1-37
Fig. 38 PWM output timing when PWM register or PWM prescaler is changed ..... 1-37
Fig. 39 Structure of AD control register ..... 1-38
Fig. 40 Structure of A-D conversion registers ..... 1-38
Fig. 41 Block diagram of A-D converter ..... 1-38
Fig. 42 Block diagram of Watchdog timer ..... 1-39
Fig. 43 Structure of Watchdog timer control register ..... 1-39
Fig. 44 Reset circuit example ..... 1-40
Fig. 45 Reset sequence ..... 1-40
Fig. 46 Internal status at reset ..... 1-41
Fig. 47 Ceramic resonator circuit ..... 1-42
Fig. 48 External clock input circuit ..... 1-42
Fig. 49 Structure of MISRG ..... 1-43
Fig. 50 System clock generating circuit block diagram (Single-chip mode) ..... 1-43
Fig. 51 State transitions of system clock ..... 1-44
Fig. 52 Programming and testing of One Time PROM version ..... 1-46
Fig. 53 Timing chart after an interrupt occurs ..... 1-48
Fig. 54 Time up to execution of the interrupt processing routine ..... 1-48
Fig. 55 A-D conversion equivalent circuit ..... 1-50
Fig. 56 A-D conversion timing chart ..... 1-50
Fig. 57 Structure of MISRG ..... 1-52
Fig. 58 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register ..... 1-52
Fig. 59 Memory expansion plan of 3850 group ..... 1-53
Fig. 60 Structure of Interrupt request register 1 of 3850 group ..... 1-54
Fig. 61 Structure of Interrupt control register 1 of 3850 group ..... 1-54
CHAPTER 2 APPLICATION
Fig. 2.1.1 Memory map of registers relevant to I/O port ..... 2-2
Fig. 2.1.2 Structure of Port Pi (i = 0, 1, 2, 3, 4) ..... 2-2
Fig. 2.1.3 Structure of Port Pi direction register ( $\mathrm{i}=0,1,2,3,4$ ) ..... 2-3
Fig. 2.2.1 Memory map of registers relevant to timers ..... 2-6
Fig. 2.2.2 Structure of Prescaler 12, Prescaler X, Prescaler Y ..... 2-6
Fig. 2.2.3 Structure of Timer 1 ..... 2-7
Fig. 2.2.4 Structure of Timer 2, Timer X, Timer Y ..... 2-7
Fig. 2.2.5 Structure of Timer XY mode register ..... 2-8
Fig. 2.2.6 Structure of Timer count source set register ..... 2-9
Fig. 2.2.7 Structure of Interrupt request register 1 ..... 2-10
Fig. 2.2.8 Structure of Interrupt request register 2 ..... 2-10
Fig. 2.2.9 Structure of Interrupt control register 1 ..... 2-11
Fig. 2.2.10 Structure of Interrupt control register 2 ..... 2-11
Fig. 2.2.11 Timers connection and setting of division ratios ..... 2-13
Fig. 2.2.12 Relevant registers setting ..... 2-14
Fig. 2.2.13 Control procedure. ..... 2-15
Fig. 2.2.14 Peripheral circuit example ..... 2-16
Fig. 2.2.15 Timers connection and setting of division ratios ..... 2-16
Fig. 2.2.16 Relevant registers setting ..... 2-17
Fig. 2.2.17 Control procedure ..... 2-18
Fig 2.2.18 Judgment method of valid/invalid of input pulses ..... 2-19
Fig. 2.2.19 Relevant registers setting ..... 2-20
Fig. 2.2.20 Control procedure ..... 2-21
Fig. 2.2.21 Timers connection and setting of division ratios ..... 2-22
Fig. 2.2.22 Relevant registers setting ..... 2-23
Fig. 2.2.23 Control procedure ..... 2-24
Fig. 2.3.1 Memory map of registers relevant to serial I/O ..... 2-26
Fig. 2.3.2 Structure of Transmit/Receive buffer register ..... 2-27
Fig. 2.3.3 Structure of Serial I/O status register ..... 2-27
Fig. 2.3.4 Structure of Serial I/O control register ..... 2-28
Fig. 2.3.5 Structure of UART control register ..... 2-28
Fig. 2.3.6 Structure of Baud rate generator ..... 2-29
Fig. 2.3.7 Structure of Interrupt edge selection register ..... 2-29
Fig. 2.3.8 Structure of Interrupt request register 2 ..... 2-29
Fig. 2.3.9 Structure of Interrupt control register 2 ..... 2-30
Fig. 2.3.10 Serial I/O connection examples (1) ..... 2-31
Fig. 2.3.11 Serial I/O connection examples (2) ..... 2-32
Fig. 2.3.12 Serial I/O transfer data format ..... 2-33
Fig. 2.3.13 Connection diagram ..... 2-34
Fig. 2.3.14 Timing chart (using clock synchronous serial I/O) ..... 2-34
Fig. 2.3.15 Registers setting relevant to transmitting side ..... 2-35
Fig. 2.3.16 Registers setting relevant to receiving side ..... 2-36
Fig. 2.3.17 Control procedure of transmitting side ..... 2-37
Fig. 2.3.18 Control procedure of receiving side ..... 2-38
Fig. 2.3.19 Connection diagram ..... 2-39
Fig. 2.3.20 Timing chart ..... 2-39
Fig. 2.3.21 Registers setting relevant to serial I/O ..... 2-40
Fig. 2.3.22 Setting of serial I/O transmission data ..... 2-40
Fig. 2.3.23 Control procedure of serial I/O ..... 2-41
Fig. 2.3.24 Connection diagram ..... 2-42
Fig. 2.3.25 Timing chart ..... 2-43
Fig. 2.3.26 Relevant registers setting ..... 2-43
Fig. 2.3.27 Control procedure of master unit ..... 2-44
Fig. 2.3.28 Control procedure of slave unit ..... 2-45
Fig. 2.3.29 Connection diagram (Communication using UART) ..... 2-46
Fig. 2.3.30 Timing chart (using UART) ..... 2-46
Fig. 2.3.31 Registers setting relevant to transmitting side ..... 2-48
Fig. 2.3.32 Registers setting relevant to receiving side ..... 2-49
Fig. 2.3.33 Control procedure of transmitting side ..... 2-50
Fig. 2.3.34 Control procedure of receiving side ..... 2-51
Fig. 2.3.35 Sequence of setting serial I/O control register again ..... 2-53
Fig. 2.4.1 Memory map of registers relevant to $I^{2} \mathrm{C}$-BUS interface ..... 2-55
Fig. 2.4.2 Structure of $I^{2} \mathrm{C}$ data shift register ..... 2-55
Fig. 2.4.3 Structure of $I^{2} \mathrm{C}$ address register ..... 2-56
Fig. 2.4.4 Structure of $I^{2} \mathrm{C}$ status register ..... 2-56
Fig. 2.4.5 Structure of $I^{2} \mathrm{C}$ control register ..... 2-57
Fig. 2.4.6 Structure of $I^{2} \mathrm{C}$ clock control register ..... 2-58
Fig. 2.4.7 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register ..... 2-59
Fig. 2.4.8 Structure of Interrupt request register 1 ..... 2-59
Fig. 2.4.9 Structure of Interrupt control register 1 ..... 2-60
Fig. 2.4.10 $I^{2} \mathrm{C}$-BUS connection structure ..... 2-61
Fig. 2.4.11 $\mathrm{I}^{2} \mathrm{C}$-BUS communication format example ..... 2-62
Fig. 2.4.12 RESTART condition of master reception ..... 2-63
Fig. 2.4.13 SCL waveforms when synchronizing clocks ..... 2-64
Fig. 2.4.14 Initial setting example using SMBUS communication ..... 2-66
Fig. 2.4.15 Read Word protocol communication as SMBUS master device ..... 2-67
Fig. 2.4.16 Transmission process of START condition and slave address ..... 2-68
Fig. 2.4.17 Transmission process of command ..... 2-69
Fig. 2.4.18 Transmission process of RESTART condition and slave address + read bit. ..... 2-70
Fig. 2.4.19 Reception process of lower data ..... 2-71
Fig. 2.4.20 Reception process of upper data ..... 2-72
Fig. 2.4.21 Generating of STOP condition ..... 2-73
Fig. 2.4.22 Communication example as SMBUS slave device ..... 2-74
Fig. 2.4.23 Reception process of START condition and slave address ..... 2-75
Fig. 2.4.24 Reception process of command ..... 2-76
Fig. 2.4.25 Reception process of RESTART condition and slave address + read bit. ..... 2-77
Fig. 2.4.26 Transmission process of lower data ..... 2-78
Fig. 2.4.27 Transmission process of upper data ..... 2-79
Fig. 2.4.28 Reception of STOP condition ..... 2-80
Fig. 2.5.1 Memory map of registers relavant to PWM ..... 2-85
Fig. 2.5.2 Structure of PWM control register ..... 2-85
Fig. 2.5.3 Structure of PWM prescaler ..... 2-86
Fig. 2.5.4 Structure of PWM register ..... 2-86
Fig. 2.5.5 Connection diagram ..... 2-87
Fig. 2.5.6 PWM output timing ..... 2-87
Fig. 2.5.7 Setting of related registers ..... 2-88
Fig. 2.5.8 PWM output ..... 2-88
Fig. 2.5.9 Control procedure ..... 2-89
Fig. 2.6.1 Memory map of registers relevant to A-D converter ..... 2-90
Fig. 2.6.2 Structure of A-D control register. ..... 2-90
Fig. 2.6.3 Structure of A-D conversion register (high-order) ..... 2-91
Fig. 2.6.4 Structure of A-D conversion register (low-order) ..... 2-91
Fig. 2.6.5 Structure of Interrupt request register 2 ..... 2-92
Fig. 2.6.6 Structure of Interrupt control register 2 ..... 2-92
Fig. 2.6.7 Connection diagram ..... 2-93
Fig. 2.6.8 Relevant registers setting ..... 2-93
Fig. 2.6.9 Control procedure for 8 -bit read ..... 2-94
Fig. 2.6.10 Control procedure for 10-bit read ..... 2-94
Fig. 2.7.1 Example of poweron reset circuit ..... 2-96
Fig. 2.7.2 RAM backup system ..... 2-96
CHAPTER 3 APPENDIX
Fig. 3.1.1 Circuit for measuring output switching characteristics (1) ..... 3-9
Fig. 3.1.2 Circuit for measuring output switching characteristics (2) ..... 3-9
Fig. 3.1.3 Timing chart ..... 3-10
Fig. 3.1.4 Timing diagram of multi-master $I^{2} \mathrm{C}$-BUS ..... 3-11
Fig. 3.2.1 Power source current characteristic examples ( $f\left(X_{\mathrm{IN}}\right)=8 \mathrm{MHz}$, in high-speed mode) ..... 3-12
Fig. 3.2.2 Power source current characteristic examples ( $f\left(X_{\text {IN }}\right)=8 \mathrm{MHz}$, in middle-speed mode) ..... 3-12
Fig. 3.2.3 Power source current characteristic examples $\left(f\left(X_{i n}\right)=4 M H z\right.$, in high-speed mode)3-13
Fig. 3.2.4 Power source current characteristic examples ( $f\left(X_{\mathrm{IN}}\right)=4 \mathrm{MHz}$, in middle-speed mode)3-13
Fig. 3.2.5 Power source current characteristic examples ( $f\left(X_{\text {cin }}\right)=32 \mathrm{KHz}$, in low-speed mode)3-14
Fig. 3.2.6 Standard characteristic examples of CMOS output port at P-channel drive ..... 3-15
Fig. 3.2.7 Standard characteristic examples of CMOS output port at N -channel drive ..... 3-15
Fig. 3.2.8 Standard characteristic examples of N -channel open-drain output port at N -channel drive ..... 3-16
Fig. 3.2.9 Standard characteristic examples of CMOS large current output port at N -channel drive ..... 3-16
Fig. 3.2.10 A-D conversion standard characteristics ..... 3-17
Fig. 3.3.1 Sequence of switch the detection edge ..... 3-18
Fig. 3.3.2 Sequence of check of interrupt request bit ..... 3-18
Fig. 3.3.3 Sequence of setting serial I/O control register again ..... 3-20
Fig. 3.3.4 Ceramic resonator circuit ..... 3-26
Fig. 3.3.5 Initialization of processor status register ..... 3-27
Fig. 3.3.6 Sequence of PLP instruction execution ..... 3-27
Fig. 3.3.7 Stack memory contents after PHP instruction execution ..... 3-27
Fig. 3.3.8 Interrupt routine ..... 3-28
Fig. 3.3.9 Status flag at decimal calculations ..... 3-28
Fig. 3.3.10 Programming and testing of One Time PROM version ..... 3-29
Fig. 3.4.1 Selection of packages ..... 3-32
Fig. 3.4.2 Wiring for the RESET pin ..... 3-32
Fig. 3.4.3 Wiring for clock I/O pins ..... 3-33
Fig. 3.4.4 Wiring for CNVss pin ..... 3-33
Fig. 3.4.5 Wiring for the Vpp pin of the One Time PROM and the EPROM version ..... 3-34
Fig. 3.4.6 Bypass capacitor across the Vss line and the Vcc line ..... 3-34
Fig. 3.4.7 Analog signal line and a resistor and a capacitor ..... 3-35
Fig. 3.4.8 Wiring for a large current signal line ..... 3-35
Fig. 3.4.9 Wiring of RESET pin ..... 3-36
Fig. 3.4.10 Vss pattern on the underside of an oscillator ..... 3-36
Fig. 3.4.11 Setup for I/O ports ..... 3-37
Fig. 3.4.12 Watchdog timer by software ..... 3-38
Fig. 3.5.1 Structure of Port Pi (i=0, 1, 2, 3, 4) ..... 3-39
Fig. 3.5.2 Structure of Port Pi direction register(i=0, 1, 2, 3, 4) ..... 3-39
Fig. 3.5.3 Structure of Transmit/Receive buffer register ..... 3-40
Fig. 3.5.4 Structure of Serial I/O status register ..... 3-40
Fig. 3.5.5 Structure of Serial I/O control register. ..... 3-41
Fig. 3.5.6 Structure of UART control register ..... 3-41
Fig. 3.5.7 Structure of Baud rate generator ..... 3-42
Fig. 3.5.8 Structure of PWM control register ..... 3-42
Fig. 3.5.9 Structure of PWM prescaler ..... 3-43
Fig. 3.5.10 Structure of PWM register ..... 3-43
Fig. 3.5.11 Structure of Prescaler 12, Prescaler X, Prescaler Y ..... 3-44
Fig. 3.5.12 Structure of Timer 1 ..... 3-44
Fig. 3.5.13 Structure of Timer 2, Timer X, Timer Y ..... 3-45
Fig. 3.5.14 Structure of timer count source selection register ..... 3-45
Fig. 3.5.15 Structure of Timer XY mode register ..... 3-46
Fig. 3.5.16 Structure of $I^{2} C$ data shift register ..... 3-47
Fig. 3.5.17 Structure of $I^{2} C$ address register ..... 3-47
Fig. 3.5.18 Structure of $I^{2} C$ status register ..... 3-48
Fig. 3.5.19 Structure of $I^{2} \mathrm{C}$ control register ..... 3-48
Fig. 3.5.20 Structure of $I^{2} \mathrm{C}$ clock control register ..... 3-49
Fig. 3.5.21 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register ..... 3-50
Fig. 3.5.22 Structure of A-D control register ..... 3-50
Fig. 3.5.23 Structure of A-D conversion register(low-order) ..... 3-51
Fig. 3.5.24 Structure of A-D conversion register (high-order) ..... 3-51
Fig. 3.5.25 Structure of MISRG ..... 3-52
Fig. 3.5.26 Structure of Watchdog timer control register ..... 3-52
Fig. 3.5.27 Structure of Interrupt edge selection register ..... 3-53
Fig. 3.5.28 Structure of CPU mode register ..... 3-53
Fig. 3.5.29 Structure of Interrupt request register 1 ..... 3-54
Fig. 3.5.30 Structure of Interrupt request register 2 ..... 3-54
Fig. 3.5.31 Structure of Interrupt control register 1 ..... 3-55
Fig. 3.5.32 Structure of Interrupt control register 2 ..... 3-55
Fig. 3.13.1 M38513M4-XXXFP/SP pin configuration ..... 3-91

## List of tables

CHAPTER 1 HARDWARE
Table 1 Pin description ..... 1-4
Table 2 Push and pop instructions of accumulator or processor status register ..... 1-8
Table 3 Set and clear instructions of each bit of processor status register ..... 1-9
Table 4 I/O port function table ..... 1-13
Table 5 Interrupt vector address and priority ..... 1-17
Table 6 Multi-master $I^{2} \mathrm{C}$-BUS interface functions ..... 1-25
Table 7 Set values of $I^{2} \mathrm{C}$ clock control register and SCL frequency ..... 1-27
Table 8 START condition generating timing table ..... 1-31
Table 9 STOP condition generating timing table ..... 1-31
Table 10 START condition/STOP condition detecting conditions ..... 1-31
Table 11 Recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency ..... 1-33
Table 12 Programming adapter ..... 1-46
Table 13 Interrupt sources, vector addresses and interrupt priority ..... 1-47
Table 14 Change of A-D conversion register during A-D conversion ..... 1-49
CHAPTER 2 APPLICATION
Table 2.1.1 Handling of unused pins ..... 2-3
Table 2.2.1 CNTR $_{0} /$ CNTR $_{1}$ active edge switch bit function ..... 2-8
Table 2.3.1 Setting example of Baud rate generator values and transfer bit rate values 2 ..... -47
Table 2.4.1 Set value of $I^{2} \mathrm{C}$ clock control register and SCL frequency ..... 2-58
CHAPTER 3 APPENDIX
Table 3.1.1 Absolute maximum ratings ..... 3-2
Table 3.1.2 Recommended operating conditions (1) ..... 3-3
Table 3.1.3 Recommended operating conditions (2) ..... 3-4
Table 3.1.4 Electrical characteristics (1) ..... 3-5
Table 3.1.5 Electrical characteristics (2) ..... 3-6
Table 3.1.6 A-D converter characteristics ..... 3-6
Table 3.1.7 Timing requirements (1) ..... 3-7
Table 3.1.8 Timing requirements (2) ..... 3-7
Table 3.1.9 Switching requirements (1) ..... 3-8
Table 3.1.10 Switching requirements (2) ..... 3-8
Table 3.1.11 Multi-master $I^{2} \mathrm{C}$-BUS bus line characteristics ..... 3-11
Table 3.3.1 Programming adapters ..... 3-29
Table 3.3.2 PROM programmer address setting ..... 3-30
Table 3.5.1 CNTR $_{0} /$ CNTR $_{1}$ active edge switch bit function ..... 3-46
Table 3.5.2 Set value of ${ }^{2} \mathrm{C}$ clock control register and SCL frequency ..... 3-49

## CHAPTER <br> $\square$

## HARDWARE

DESCRIPION
FEATURES
APPLICATION
PIN CONFIGURATION
FUNCTIONAL BLOCK
PIN DESCRIPTION
PART NUMBERING
GROUP EXPANSION
FUNCTIONAL DESCRIPTION
NOTES ON PROGRAMMING
DATA REQUIRED FOR MASK ORDERS
DATA REQUIRED FOR ROM WRITING ORDERS
ROM PROGRAMMING METHOD
FUNCTIONAL DESCRIPION SUPPLEMENT

## DESCRIPTION

The 3851 group is the 8 -bit microcomputer based on the 740 family core technology.
The 3851 group is designed for the household products and office automation equipment and includes serial I/O functions, 8-bit timer, A-D converter, and $\mathrm{I}^{2} \mathrm{C}$-bus interface.

## FEATURES

- Basic machine-language instructions71
- Minimum instruction execution time $0.5 \mu \mathrm{~s}$
(at 8 MHz oscillation frequency)
- Memory size

ROM
16 K to 24 Kbytes
RAM 512 to 640 bytes

- Programmable input/output ports34

OInterrupts ................................................. 16 sources, 16 vectors

- Timers $\qquad$ 8 -bit $\times 4$
- Serial I/O $\qquad$ 8 -bit $\times 1$ (UART or Clock-synchronized)
- Multi-master $\mathrm{I}^{2} \mathrm{C}$-bus interface (option) $\qquad$ 1 channel
- PWM $\qquad$ 8 -bit $\times 1$
-A-D converter $\qquad$ 10-bit $\times 5$ channels
- Watchdog timer $\qquad$ 16 -bit $\times 1$
- Clock generating circuit. Built-in 2 circuits (connect to external ceramic resonator or quartz-crystal oscillator)
- Power source voltage

In high-speed mode .................................................. 4.0 to 5.5 V
(at 8 MHz oscillation frequency)
In high-speed mode
2.7 to 5.5 V
(at 4 MHz oscillation frequency)
In middle-speed mode.
2.7 to 5.5 V
(at 8 MHz oscillation frequency)
In low-speed mode
2.7 to 5.5 V
(at 32 kHz oscillation frequency)

- Power dissipation
$\qquad$ (at 8 MHz oscillation frequency, at 5 V power source voltage) In low-speed mode $\qquad$ $60 \mu \mathrm{~W}$
(at 32 kHz oscillation frequency, at 3 V power source voltage)
- Operating temperature range
-20 to $85^{\circ} \mathrm{C}$


## APPLICATION

Office automation equipment, FA equipment, Household products, Consumer electronics, etc.

## PIN CONFIGURATION (TOP VIEW)



Package type : FP 42P2R-A (42-pin plastic-molded SSOP)
Package type: SP 42P4B (42-pin shrink plastic-molded DIP)

Fig. 1 M38513M4-XXXFP/SP pin configuration

FUNCTIONAL BLOCK


Fig. 2 Functional block diagram

PIN DESCRIPTION

## Table 1 Pin description

| Pin | Name | Functions | Function except a port function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source | - Apply voltage of 2.7 V - 5.5 V to Vcc, and 0 V to Vss. |  |
| CNVss | CNVss input | -This pin controls the operation mode of the chip. <br> - Normally connected to Vss. |  |
| RESET | Reset input | -Reset input pin for active "L." |  |
| XIN | Clock input | -Input and output pins for the clock generating circuit. <br> -Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. |  |
| Xout | Clock output | -When an external clock is used, connect the clock source to the XIN pin and leave the Xout pin open. |  |
| P00-P07 | I/O port P0 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -P13 to P17 (5 bits) are enabled to output large current for LED drive (M38513E4/M4). <br> -P10 to P17 (8 bits) are enabled to output large current for LED drive (M38514E6/M6). |  |
| P10-P17 | I/O port P1 |  |  |
| $\begin{aligned} & \hline \text { P20/XCOUT } \\ & \text { P21/XCIN } \end{aligned}$ | I/O port P2 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -P22 to P25 can be switched between CMOS compatible input level or SMBUS input level in the $I^{2}$ C-BUS interface function. <br> -P20, P21, P24 to P27: CMOS3-state output structure. <br> -P24, P25: N-channel open-drain structure in the $I^{2} \mathrm{C}$ BUS interface function. <br> -P22, P23: N-channel open-drain structure. | - Sub-clock generating circuit I/O pins (connect a resonator) |
| $\begin{aligned} & \mathrm{P} 22 / \mathrm{SDA} 1 \\ & \mathrm{P} 23 / \mathrm{SCL} 1 \end{aligned}$ |  |  | - $I^{2} \mathrm{C}-\mathrm{BUS}$ interface function pins |
| $\begin{aligned} & \text { P24/SDA2/RxD } \\ & \text { P25/SCL2/TxD } \end{aligned}$ |  |  | - $1^{2} \mathrm{C}$-BUS interface function pin/ Serial I/O function pins |
| P26/ScLK |  |  | - Serial I/O function pin |
| $\frac{\text { P27/CNTRo/ }}{\text { SRDY }}$ |  |  | - Serial I/O function pin/ Timer X function pin |
| $\begin{aligned} & \text { P30/AN0- } \\ & \text { P34/AN4 } \end{aligned}$ | I/O port P3 | -8-bit CMOS I/O port with the same function as port P0. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. | - A-D converter input pin |
| P40/CNTR1 | I/O port P4 | -8-bit CMOS I/O port with the same function as port P0. -CMOS compatible input level. <br> -CMOS 3-state output structure. | - Timer Y function pin |
| $\begin{aligned} & \hline \text { P41/INT0- } \\ & \text { P43/INT2 } \\ & \hline \end{aligned}$ |  |  | - Interrupt input pins |
| P44/INT3/PWM |  |  | - Interrupt input pin <br> - PWM output pin |

## PART NUMBERING



Fig. 3 Part numbering

## HARDWARE

GROUP EXPANSION

## GROUP EXPANSION

Mitsubishi plans to expand the 3851 group as follows:

## Memory Type

Support for mask ROM and One Time PROM versions.

## Packages

42P2R-A
42-pin plastic molded SSOP
42P4B
42-pin shrink plastic-molded DIP

## Memory Size

ROM size .......................................................................................................................... 512 to 640 bytes
RAM size ............

## Memory Expansion Plan



Fig. 4 Memory expansion plan

## FUNCTIONAL DESCRIPTION

## Central Processing Unit (CPU)

The 3851 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Series Software Manual for details on the instruction set.
Machine-resident 740 Family instructions are as follows:
The FST and SLW instructions cannot be used.
The STP, WIT, MUL, and DIV instructions can be used.
The central processing unit (CPU) has the six registers.

## Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

## Index register $\mathbf{X}(\mathbf{X})$, Index register $\mathbf{Y}(\mathrm{Y})$

Both index register $X$ and index register $Y$ are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address. When the T flag in the processor status register is set to " 1 ", the value contained in index register X becomes the address for the second OPERAND.

## Stack pointer (S)

The stack pointer is an 8-bit register used during sub-routine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.
The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is " 0 ", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is " 1 ", then RAM in page 1 is used as the stack area.
The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed. The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 8.

## Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.


Fig. 5740 Family CPU register structure


Note : The condition to enable the interrupt $\longrightarrow$ Interrupt enable bit is " 1 " Interrupt disable flag is " 0 "

Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 2 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.
After reset, the Interrupt disable (I) flag is set to " 1 ", but all other flags are undefined. Since the Index $X$ mode ( $T$ ) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.
(1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.
(2) Zero flag (Z)

The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything other than "0".
(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 ".
When an interrupt occurs, this flag is automatically set to " 1 " to prevent other interrupts from interfering until the current interrupt is serviced.
(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.
(5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.
(6) Index $X$ mode flag (T)

When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1 . The address of memory location 1 is specified by index register $X$, and the address of memory location 2 is specified by normal addressing modes.
(7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.
(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 3 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## HARDWARE

FUNCTIONAL DESCRIPTION
[CPU Mode Register (CPUM)] 003B16
The CPU mode register contains the stack page selection bit, etc.
The CPU mode register is allocated at address 003B16.


Fig. 7 Structure of CPU mode register

## MEMORY <br> Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

## Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.


Fig. 8 Memory map diagram

| 000016 <br> 000116 <br> 000216 <br> 000316 <br> 000416 <br> 000516 <br> 000616 <br> 000716 <br> 000816 <br> 000916 <br> 000 A 16 <br> 000 B 16 <br> $000 \mathrm{C}_{16}$ <br> $000 \mathrm{D}_{16}$ <br> $000 \mathrm{E}_{16}$ <br> $000 \mathrm{~F}_{16}$ <br> 001016 <br> 001116 <br> 001216 <br> 001316 <br> 001416 <br> 001516 <br> 001616 <br> 001716 <br> 001816 <br> 001916 <br> 001 A 16 <br> 001 B 16 <br> 001 C 16 <br> 001 D 16 <br> $001 \mathrm{E}_{16}$ <br> $001 \mathrm{~F}_{16}$ | Port P0 (P0) | 002016 | Prescaler 12 (PRE12) |
| :---: | :---: | :---: | :---: |
|  | Port P0 direction register (P0D) | 002116 | Timer 1 (T1) |
|  | Port P1 (P1) | 002216 | Timer 2 (T2) |
|  | Port P1 direction register (P1D) | 002316 | Timer XY mode register (TM) |
|  | Port P2 (P2) | 002416 | Prescaler X (PREX) |
|  | Port P2 direction register (P2D) | 002516 | Timer X (TX) |
|  | Port P3 (P3) | 002616 | Prescaler Y (PREY) |
|  | Port P3 direction register (P3D) | 002716 | Timer Y (TY) |
|  | Port P4 (P4) | 002816 | Timer count source selection register (TCSS) |
|  | Port P4 direction register (P4D) | 002916 |  |
|  |  | 002A16 |  |
|  |  | 002B16 | ${ }^{2} \mathrm{C}$ data shift register (S0) |
|  |  | 002C16 | $1^{2} \mathrm{C}$ address register (SOD) |
|  |  | 002D16 | ${ }^{2} \mathrm{C}$ status register (S1) |
|  |  | 002E16 | $1^{2} \mathrm{C}$ control register (S1D) |
|  |  | 002F16 | $1^{2} \mathrm{C}$ clock control register (S2) |
|  |  | 003016 | $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register (S2D) |
|  |  | 003116 | Reserved * |
|  |  | 003216 |  |
|  |  | 003316 |  |
|  |  | 003416 | A-D control register (ADCON) |
|  | Reserved * | 003516 | A-D conversion low-order register (ADL) |
|  | Reserved $*$ | 003616 | A-D conversion high-order register (ADH) |
|  | Reserved * | 003716 |  |
|  | Transmit/Receive buffer register (TB/RB) | 003816 | MISRG |
|  | Serial I/O status register (SIOSTS) | 003916 | Watchdog timer control register (WDTCON) |
|  | Serial I/O control register (SIOCON) | 003A16 | Interrupt edge selection register (INTEDGE) |
|  | UART control register (UARTCON) | 003B16 | CPU mode register (CPUM) |
|  | Baud rate generator (BRG) | 003C16 | Interrupt request register 1 (IREQ1) |
|  | PWM control register (PWMCON) | 003D16 | Interrupt request register 2 (IREQ2) |
|  | PWM prescaler (PREPWM) | $003 \mathrm{E}_{16}$ | Interrupt control register 1 (ICON1) |
|  | PWM register (PWM) | 003F16 | Interrupt control register 2 (ICON2) |
|  | * Reserved : Do not write "1" to this address. |  |  |

Fig. 9 Memory map of special function register (SFR)

## I/O PORTS

The I/O ports have direction registers which determine the input/ output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.
When " 0 " is written to the bit corresponding to a pin, that pin becomes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.
If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Table 4 I/O port function

| Pin | Name | Input/Output | I/O Structure | Non-Port Function | Related SFRs | Ref.No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00-P07 | Port P0 | Input/output, individual bits | CMOS compatible input level CMOS 3-state output |  |  |  |
| P10-P17 | Port P1 |  |  |  |  | 1) |
| $\begin{aligned} & \mathrm{P} 20 / \mathrm{Xcout} \\ & \mathrm{P} 21 / \mathrm{XCIN} \end{aligned}$ | Port P2 |  |  | Sub-clock generating circuit | CPU mode register | (2) (3) |
| $\begin{aligned} & \text { P22/SDA1 } \\ & \text { P23/SCL1 } \end{aligned}$ |  |  | CMOS compatible input level CMOS/SMBUS input level (when selecting $\mathrm{I}^{2} \mathrm{C}$-BUS interface function) <br> N -channel open-drain output | ${ }^{2} \mathrm{C}$ - BUS interface function I/O | $\mathrm{I}^{2} \mathrm{C}$ control register | $\begin{aligned} & (4) \\ & (5) \end{aligned}$ |
| $\begin{aligned} & \text { P24/SDA2/RxD } \\ & \text { P25/SCL2/TxD } \end{aligned}$ |  |  | CMOS compatible input level CMOS/SMBUS input level (when selecting $\mathrm{I}^{2} \mathrm{C}$-BUS interface function) <br> CMOS 3-state output N -channel open-drain output (when selecting $\mathrm{I}^{2} \mathrm{C}$-BUS interface function) | ${ }^{12} \mathrm{C}$-BUS interface function I/O <br> Serial I/O function I/O | $\mathrm{I}^{2} \mathrm{C}$ control register Serial I/O control register | (6) <br> (7) |
| P26/Sclk |  |  | CMOS compatible input level CMOS 3-state output | Serial I/O function I/O | Serial I/O control register | (8) |
| P27/CNTR0/ $\overline{\text { SRDY }}$ |  |  |  | Serial I/O function I/O <br> Timer X function I/O | ```Serial I/O control register Timer XY mode register``` | (9) |
| $\begin{aligned} & \text { P30/AN0- } \\ & \text { P34/AN4 } \end{aligned}$ | Port P3 |  |  | A-D conversion input | A-D control register | (10) |
| P40/CNTR1 | Port P4 |  |  | Timer Y function I/O | Timer XY mode register | (11) |
| P41/INT0- <br> P43/INT2 |  |  |  | External interrupt input | Interrupt edge selection register | (12) |
| P44/INT3/PWM |  |  |  | External interrupt input PWM output | Interrupt edge selection register PWM control register | (13) |



Fig. 10 Port block diagram (1)
(9) Port P27

(13) Port P44

(10) Port P30-P34

(12) Port P41-P43


Fig. 11 Port block diagram (2)

## INTERRUPTS

Interrupts occur by 16 sources among 16 sources: seven external, eight internal, and one software.

## Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is " 0 ".
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be set by software.
The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.
When several interrupts occur at the same time, the interrupts are received according to priority.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table into the program counter.

## Notes

When the active edge of an external interrupt (INT0-INT3, SCL/ SDA, CNTR 0, CNTR1) is set, the corresponding interrupt request bit may also be set. Therefore, take the following sequence:

1. Disable the interrupt
2. Change the interrupt edge selection register
(SCL/SDA interrupt pin polarity selection bit for SCL/SDA; the timer XY mode register for CNTRo and CNTR1)
3. Clear the interrupt request bit to " 0 "
4. Accept the interrupt.

Table 5 Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INTo input | External interrupt (active edge selectable) |
| SCL, SDA | 3 | FFF916 | FFF816 | At detection of either rising or falling edge of SCL or SDA input | External interrupt (active edge selectable) |
| INT1 | 4 | FFF716 | FFF616 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| INT2 | 5 | FFF516 | FFF416 | At detection of either rising or falling edge of INT2 input | External interrupt (active edge selectable) |
| INT3 | 6 | FFF316 | FFF216 | At detection of either rising or falling edge of INT3 input | External interrupt (active edge selectable) |
| $\mathrm{I}^{2} \mathrm{C}$ | 7 | FFF116 | FFF016 | At completion of data transfer |  |
| Timer X | 8 | FFEF16 | FFEE16 | At timer X underflow |  |
| Timer Y | 9 | FFED16 | FFEC16 | At timer Y underflow |  |
| Timer 1 | 10 | FFEB16 | FFEA16 | At timer 1 underflow | STP release timer underflow |
| Timer 2 | 11 | FFE916 | FFE816 | At timer 2 underflow |  |
| Serial I/O reception | 12 | FFE716 | FFE616 | At completion of serial I/O data reception | Valid when serial I/O is selected |
| Serial I/O Transmission | 13 | FFE516 | FFE416 | At completion of serial I/O transfer shift or when transmission buffer is empty | Valid when serial I/O is selected |
| CNTRo | 14 | FFE316 | FFE216 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| CNTR1 | 15 | FFE116 | FFE016 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| A-D converter | 16 | FFDF16 | FFDE16 | At completion of A-D conversion |  |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.


Fig. 12 Interrupt control


0 : Interrupts disabled
1 : Interrupts enabled


0 : Interrupts disabled
1 : Interrupts enabled

Fig. 13 Structure of interrupt-related registers (1)

## TIMERS

The 3851 group has four timers: timer X , timer Y, timer 1, and timer 2.
The division ratio of each timer or prescaler is given by $1 /(n+1)$, where n is the value in the corresponding timer or prescaler latch. All timers are count down. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".


Fig. 14 Structure of timer XY mode register


Fig. 15 Structure of timer count source selection register

## Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency which is selected by timer 12 count source selection bit. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit.

## Timer $\mathbf{X}$ and Timer $\mathbf{Y}$

Timer $X$ and Timer $Y$ can each select in one of four operating modes by setting the timer XY mode register.

## (1) Timer Mode

The timer counts the count source selected by Timer count source selection bit.

## (2) Pulse Output Mode

The timer counts the count source selected by Timer count source selection bit. Whenever the contents of the timer reach " 0016 ", the signal output from the CNTRo (or CNTR1) pin is inverted. If the CNTR0 (or CNTR1) active edge selection bit is " 0 ", output begins at " H ".
If it is " 1 ", output starts at " $L$ ". When using a timer in this mode, set the corresponding port P27 ( or port P40) direction register to output mode.

## (3) Event Counter Mode

Operation in event counter mode is the same as in timer mode, except that the timer counts signals input through the CNTRo or CNTR1 pin.
When the CNTRo (or CNTR1) active edge selection bit is " 0 ", the rising edge of the CNTR0 (or CNTR1) pin is counted.
When the CNTRo (or CNTR1) active edge selection bit is " 1 ", the falling edge of the CNTRo (or CNTR1) pin is counted.

## (4) Pulse Width Measurement Mode

If the CNTR0 (or CNTR1) active edge selection bit is " 0 ", the timer counts the selected signals by the count source selection bit while the CNTR0 (or CNTR1) pin is at "H". If the CNTRo (or CNTR1) active edge selection bit is " 1 ", the timer counts it while the CNTRo (or CNTR1) pin is at "L".

The count can be stopped by setting " 1 " to the timer X (or timer Y ) count stop bit in any mode. The corresponding interrupt request bit is set each time a timer underflows.

## Note

When switching the count source by the timer $12, \mathrm{X}$ and Y count source selection bit, the value of timer count is altered in unconsiderable amount owing to generating of a thin pulses in the count input signals.
Therefore, select the timer count source before set the value to the prescaler and the timer.


Fig. 16 Block diagram of timer X, timer Y, timer 1, and timer 2

## SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the serial I/O mode selection bit of the serial I/O control register (bit 6 of address 001A16) to "1".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.


Fig. 17 Block diagram of clock synchronous serial I/O


Fig. 18 Operation of clock synchronous serial I/O function

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit (b6) of the serial I/O control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 19 Block diagram of UART serial I/O


Fig. 20 Operation of UART serial I/O function

## [Transmit Buffer Register/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Serial I/O Status Register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to "0" when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing " 0 " to the serial I/O enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O status register are initialized to " 0 " at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to " 1 ", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become " 1 ".

## [Serial I/O Control Register (SIOCON)] 001A16

The serial I/O control register consists of eight control bits for the serial I/O function.

## [UART Control Register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3 ) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the $\mathrm{P} 25 / \mathrm{T} \times \mathrm{D}$ pin.

## [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.

## Note

When using the serial I/O, clear the $I^{2} \mathrm{C}$-BUS interface enable bit to " 0 " or the SDA/SCL pin selection bit to " 0 ".


0: 8 bits
$1: 7$ bits

- Parity enable bit (PARE)

0: Parity checking disabled
1: Parity checking enabled


Parity selection bit (PARS)
0 : Even parity
1: Odd parity
Stop bit length selection bit (STPS)
0: 1 stop bit
1: 2 stop bits
P25/TxD P-channel output disable bit (POFF
0 : CMOS output (in output mode)
1: N -channel open drain output (in output mode)

Not used (return " 1 " when read)

Fig. 21 Structure of serial I/O control registers

## MULTI-MASTER ${ }^{2} \mathrm{C}$-BUS INTERFACE

The multi-master ${ }^{2}$ C - -BUS interface is a serial communications circuit, conforming to the Philips $\mathrm{I}^{2} \mathrm{C}$-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.
Figure 19 shows a block diagram of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface and Table 4 lists the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface functions.
This multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface consists of the $\mathrm{I}^{2} \mathrm{C}$ address register, the $I^{2} \mathrm{C}$ data shift register, the $\mathrm{I}^{2} \mathrm{C}$ clock control register, the $I^{2} \mathrm{C}$ control register, the $\mathrm{I}^{2} \mathrm{C}$ status register, the $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register and other control circuits.
When using the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface, set 1 MHz or more to $\phi$.

Note: Mitsubishi Electric Corporation assumes no responsibility for infringement of any third-party's rights or originating in the use of the connection control function between the $\mathrm{I}^{2} \mathrm{C}$-BUS interface and the ports SCL1, SCL2, SDA1 and SDA2 with the bit 6 of $\mathrm{I}^{2} \mathrm{C}$ control register (002E16).

Table 6 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface functions

| Item | Function |
| :---: | :---: |
| Format | In conformity with Philips $I^{2} \mathrm{C}$-BUS standard: <br> 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode |
| Communication mode | In conformity with Philips ${ }^{2} \mathrm{C}$-BUS standard: <br> Master transmission <br> Master reception <br> Slave transmission <br> Slave reception |
| SCL clock frequency | 16.1 kHz to 400 kHz (at $\phi=4 \mathrm{MHz}$ ) |

System clock $\phi=f($ XIN $) / 2$ (high-speed mode)

$$
\phi=\mathrm{f}(\mathrm{XIN}) / 8 \text { (middle-speed mode) }
$$



Fig. 22 Block diagram of multi-master $I^{2} \mathrm{C}$-BUS interface

* : Purchase of MITSUBISHI ELECTRIC CORPORATIONS $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ Patent Rights to use these components an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.


## [ ${ }^{2} \mathrm{C}$ C Data Shift Register (S0)] 002B16

The $\mathrm{I}^{2} \mathrm{C}$ data shift register ( S 0 : address 002B16) is an 8 -bit shift register to store receive data and write transmit data
When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 machine cycles are required from the rising of the SCL clock until input to this register.
The $I^{2} \mathrm{C}$ data shift register is in a write enable status only when the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit (ESO bit : bit 3 of address 002E16) of the $\mathrm{I}^{2} \mathrm{C}$ control register is " 1 ". The bit counter is reset by a write instruction to the $I^{2} \mathrm{C}$ data shift register. When both the ESO bit and the MST bit of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16) are " 1 ," the SCL is output by a write instruction to the $I^{2} \mathrm{C}$ data shift register. Reading data from the $I^{2} \mathrm{C}$ data shift register is always enabled regardless of the ES0 bit value.

## [ ${ }^{2}$ C Address Register (SOD)] 002C16

The $I^{2} \mathrm{C}$ address register (address 002C16) consists of a 7 -bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected.

## -Bit 0: Read/write bit (RWB)

This is not used in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the $I^{2} C$ address register.
The RWB bit is cleared to " 0 " automatically when the stop condition is detected.
-Bits 1 to 7: Slave address (SAD0-SAD6)
These bits store slave addresses. Regardless of the 7-bit address
b7 b0


Fig. 23 Structure of $\mathrm{I}^{2} \mathrm{C}$ address register

## [l²C Clock Control Register (S2)] 002F16

The $\mathrm{I}^{2} \mathrm{C}$ clock control register (address 002F16) is used to set ACK control, SCL mode and SCL frequency.

## -Bits 0 to 4: SCL frequency control bits (CCR0-CCR4)

These bits control the SCL frequency. Refer to Table 5.
-Bit 5: SCL mode specification bit (FAST MODE)
This bit specifies the SCL mode. When this bit is set to " 0 ," the standard clock mode is selected. When the bit is set to " 1, ," the high-speed clock mode is selected.
When connecting the bus of the high-speed mode ${ }^{2} \mathrm{C}$ bus standard (maximum $400 \mathrm{kbits} / \mathrm{s}$ ), use 8 MHz or more oscillation frequency $\mathrm{f}(\mathrm{XIN})$ and 2 division clock.

## -Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to " 0 ," the ACK return mode is selected and SDA goes to " L " at the occurrence of an ACK clock. When the bit is set to " 1 ," the ACK non-return mode is selected. The SDA is held in the " H " status at the occurrence of an ACK clock.
However, when the slave address agree with the address data in the reception of address data at ACK BIT $=$ " 0 ," the SDA is automatically made " $L$ " (ACK is returned). If there is a disagreement between the slave address and the address data, the SDA is automatically made "H" (ACK is not returned).
*ACK clock: Clock for acknowledgment

## -Bit 7: ACK clock bit (ACK)

This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to " 0 ," the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to " 1 ," the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA "H") and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the $\mathrm{I}^{2} \mathrm{C}$ clock control register during transfer. If data is written during transfer, the $\mathrm{I}^{2} \mathrm{C}$ clock generator is reset, so that data cannot be transferred normally.


Fig. 24 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register
Table 7 Set values of $I^{2} C$ clock control register and SCL frequency

| Setting value of <br> CCR4-CCR0 |  |  |  |  | SCL frequency <br> (at $\phi=4 \mathrm{MHz}$, unit : kHz) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCR4 | CCR3 | CCR2 | CCR1 | CCR0 | Standard clock <br> mode | High-speed clock <br> mode |
| 0 | 0 | 0 | 0 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 0 | 1 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 1 | - (Note 2) | 333 |
| 0 | 0 | 1 | 0 | 0 | - (Note 2) | 250 |
| 0 | 0 | 1 | 0 | 1 | 100 | 400 (Note 3) |
| 0 | 0 | 1 | 1 | 0 | 83.3 | 166 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $500 /$ CCR value <br> (Note 3) | $1000 /$ CCR value <br> (Note 3) |
| 1 | 1 | 1 | 0 | 1 | 17.2 | 34.5 |
| 1 | 1 | 1 | 1 | 0 | 16.6 | 33.3 |
| 1 | 1 | 1 | 1 | 1 | 16.1 | 32.3 |

Notes 1: Duty of ScL clock output is $50 \%$. The duty becomes 35 to $45 \%$ only when the high-speed clock mode is selected and CCR value $=5(400 \mathrm{kHz}$, at $\phi=4 \mathrm{MHz})$. " H " duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because " L " duration is extended instead of " H " duration reduction.
These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of ScL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of SCL frequency is described below: $\phi /(8 \times C C R$ value) Standard clock mode $\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $=5)$ $\phi /(2 \times$ CCR value) High-speed clock mode (CCR value $=5$ ) Do not set 0 to 2 as CCR value regardless of $\phi$ frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCRO.

## [ ${ }^{2}$ C Control Register (S1D)] 002E16

The ${ }^{2} \mathrm{C}$ control register (address 002E16) controls data communication format.

## -Bits 0 to 2: Bit counter (BCO-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. The ${ }^{2} \mathrm{C}$ interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK clock bit (bit 7 of address 002F16)) have been transferred, and $B C 0$ to $B C 2$ are returned to " 0002 ".
Also when a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.
-Bit 3: $I^{2} \mathrm{C}$ interface enable bit (ESO)
This bit enables to use the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface. When this bit is set to " 0 ," the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.
When $\mathrm{ESO}=$ " 0 ," the following is performed.

- $P$ IN = " 1 ," BB = " 0 " and $\mathrm{AL}=$ " 0 " are set (which are bits of the $\mathrm{I}^{2} \mathrm{C}$ status register at address 002D16).
-Writing data to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 002B16) is disabled.
-Bit 4: Data format selection bit (ALS)
This bit decides whether or not to recognize slave addresses. When this bit is set to " 0 ," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to " ${ }^{2} \mathrm{C}$ Status Register," bit 1) is received, transfer processing can be performed. When this bit is set to " 1, " the free data format is selected, so that slave addresses are not recognized.
-Bit 5: Addressing format selection bit (10BIT SAD)
This bit selects a slave address specification format. When this bit is set to " 0 ," the 7 -bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the ${ }^{2} \mathrm{C}$ address register (address 002 C 16 ) are compared with address data. When this bit is set to " 1, " the 10 -bit addressing format is selected, and all the bits of the $\mathrm{I}^{2} \mathrm{C}$ address register are compared with address data.
-Bit 6: SDA/SCL pin selection bit
This bit selects the input/output pins of SCL and SDA of the multimaster $\mathrm{I}^{2} \mathrm{C}$-BUS interface.


## -Bit 7: $1^{2}$ C-BUS interface pin input level selection bit

This bit selects the input level of the SCL and SDA pins of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface.


Fig. 25 SDA/SCL pin selection bit


Fig. 26 Structure of $\mathrm{I}^{2} \mathrm{C}$ control register

## [ ${ }^{2}$ C Status Register (S1)] 002D16

The $I^{2} \mathrm{C}$ status register (address 002D16) controls the $\mathrm{I}^{2} \mathrm{C}$-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.
Set "00002" to the low-order 4 bits, because these bits become the reserved bits at writing.

## -Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to " 0 ." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to " 0 " by executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 002B16).

## -Bit 1: General call detecting flag (ADO)

When the ALS bit is " 0 ", this bit is set to " 1 " when a general call* whose address data is all " 0 " is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The ADO bit is set to " 0 " by detecting the STOP condition or START condition, or reset.
*General call: The master transmits the general call address " 0016 " to all slaves.

## -Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data when the ALS bit is " 0 ".
(1) In the slave receive mode, when the 7 -bit addressing format is selected, this bit is set to " 1 " in one of the following conditions:

- The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-order 7 bits of the $I^{2} \mathrm{C}$ address register (address 002C16).
- A general call is received.
(2) In the slave receive mode, when the 10 -bit addressing format is selected, this bit is set to " 1 " with the following condition:
- When the address data is compared with the $\mathrm{I}^{2} \mathrm{C}$ address register ( 8 bits consisting of slave address and RBW bit), the first bytes agree.
(3) This bit is set to " 0 " by executing a write instruction to the $I^{2} \mathrm{C}$ data shift register (address 002B16) when ESO is set to " 1 " or reset.


## -Bit 3: Arbitration lost* detecting flag (AL)

In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to " 0 ," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to " 0 ." The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to " 0 " and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device.
*Arbitration lost :The status in which communication as a master is disabled.

## -Bit 4: SCL pin low hold bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from "1" to "0." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to " 0 " in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is " 0 ," the SCL is kept in the " 0 " state and clock generation is disabled. Figure 25 shows an interrupt request signal generating timing chart.
The PIN bit is set to " 1 " in one of the following conditions:

- Executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 002B16). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.)
- When the ES0 bit is "0"
- At reset
- When writing " 1 " to the PIN bit by software

The conditions in which the PIN bit is set to " 0 " are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS $=$ " 0 " and immediately after completion of slave address agreement or general call address reception
- In the slave reception mode, with ALS = " 1 " and immediately after completion of address data reception


## -Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to " 0 ," this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the start condition, and is set to " 0 " by detecting the stop condition. The condition of these detecting is set by the start/stop condition setting bits (SSC4-SSC0) of the $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register (address 003016). When the ESO bit of the $I^{2} C$ control register (address 002E16) is " 0 " or reset, the BB flag is set to "0."
For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.
-Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)
This bit decides a direction of transfer for data communication. When this bit is " 0 ," the reception mode is selected and the data of a transmitting device is received. When the bit is " 1 ," the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the Scl.
This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to " 1 " by hardware when all the following conditions are satisfied:

- When ALS is " 0 "
- In the slave reception mode or the slave transmission mode
- When the $R / \bar{W}$ bit reception is " 1 "

This bit is set to " 0 " in one of the following conditions:

- When arbitration lost is detected.
- When a STOP condition is detected.
- When writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note).
- With MST = " 0 " and when a START condition is detected.
- With MST = " 0 " and when ACK non-return is detected.
- At reset
-Bit 7: Communication mode specification bit (master/slave specification bit: MST)
This bit is used for master/slave specification for data communication. When this bit is " 0 ," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is " 1 ," the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL.
This bit is set to " 0 " in one of the following conditions.
- Immediately after completion of 1-byte data transfer when arbitration lost is detected
- When a STOP condition is detected.
- Writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note).
- At reset

Note: START condition duplication preventing function
The MST, TRX, and BB bits is set to " 1 " at the same time after confirming that the BB flag is " 0 " in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to " 1 " immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.


Note: These bits and flags can be read out, but cannot be written.
Write " 0 " to these bits at writing.

Fig. 27 Structure of $I^{2} \mathrm{C}$ status register


Fig. 28 Interrupt request signal generating timing

## START Condition Generating Method

When writing " 1 " to the MST, TRX, and BB bits of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16) at the same time after writing the slave address to the $1^{2} \mathrm{C}$ data shift register (address 002B16) with the condition in which the ESO bit of the $I^{2} \mathrm{C}$ control register (address 002E16) is " 1 " and the BB flag is " 0 ", a START condition occurs. After that, the bit counter becomes "0002" and an Scl for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 26, the START condition generating timing diagram, and Table 6, the START condition generating timing table.


Fig. 29 START condition generating timing diagram

Table 8 START condition generating timing table

| Item | Standard clock mode | High-speed clock mode |
| :---: | :---: | :---: |
| Setup time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |
| Hold time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parentheses denotes the number of $\phi$ cycles.

## STOP Condition Generating Method

When the ES0 bit of the $I^{2} \mathrm{C}$ control register (address 002E16) is " 1 ," write " 1 " to the MST and TRX bits, and write " 0 " to the BB bit of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 27, the STOP condition generating timing diagram, and Table 7, the STOP condition generating timing table.


Fig. 30 STOP condition generating timing diagram
Table 9 STOP condition generating timing table

| Item | Standard clock mode | High-speed clock mode |
| :---: | :---: | :---: |
| Setup time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $3.0 \mu \mathrm{~s}(12$ cycles $)$ |
| Hold time | $4.5 \mu \mathrm{~s}(18$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parentheses denotes the number of $\phi$ cycles.

## START/STOP Condition Detecting Operation

The START/STOP condition detection operations are shown in Figures 28, 29, and Table 8. The START/STOP condition is set by the START/STOP condition set bit.
The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 8).
The BB flag is set to " 1 " by detecting the START condition and is reset to " 0 " by detecting the STOP condition.
The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 8, the BB flag set/ reset time.

Note: When a STOP condition is detected in the slave mode (MST $=0$ ), an interrupt request signal "IICIRQ" occurs to the CPU.


Fig. 31 START/STOP condition detecting timing diagram


Fig. 32 STOP condition detecting timing diagram

Table 10 START condition/STOP condition detecting conditions

|  | Standard clock mode | High-speed clock mode |
| :--- | :--- | :--- |
| ScL release time | SCC value +1 cycle $(6.25 \mu \mathrm{~s})$ | 4 cycles $(1.0 \mu \mathrm{~s})$ |
| Setup time | $\frac{\text { SCC value }+1}{2}$ cycle $<4.0 \mu \mathrm{~s}(3.125 \mu \mathrm{~s})$ | 2 cycles $(1.0 \mu \mathrm{~s})$ |
| Hold time | $\frac{\text { SCC value }+1}{2}$ cycle $<4.0 \mu \mathrm{~s}(3.125 \mu \mathrm{~s})$ | 2 cycles $(0.5 \mu \mathrm{~s})$ |
| BB flag set/ <br> reset time | $\frac{\text { SCC value }-1}{2}+2$ cycles $(3.375 \mu \mathrm{~s})$ | 3.5 cycles $(0.875 \mu \mathrm{~s})$ |

Note: Unit : Cycle number of system clock $\phi$
SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the $I^{2} \mathrm{C}$ START/ STOP condition control register is set to " 1816 " at $\phi=4 \mathrm{MHz}$.

## [ ${ }^{2}$ C START/STOP Condition Control Register (S2D)] 003016

The I ${ }^{2}$ C START/STOP condition control register (address 003016) controls START/STOP condition detection.
-Bits 0 to 4: START/STOP condition set bit (SSC4-SSCO)
SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency $f($ XIN $)$ because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 8.
Do not set "000002" or an odd number to the START/STOP condition set bit (SSC4 to SSC0).
Refer to Table 9, the recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency.

## -Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP)

An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.

## -Bit 6: SCL/SDA interrupt pin selection bit (SIS)

This bit selects the pin of which interrupt becomes valid between the SCL pin and the SDA pin.
Note: When changing the setting of the ScL/Sda interrupt pin polarity selection bit, the Scl/Sda interrupt pin selection bit, or the $I^{2} \mathrm{C}$-BUS interface enable bit ESO, the SCL/SDA interrupt request bit may be set. When selecting the Scl/Sda interrupt source, disable the interrupt before the Scl/Sda interrupt pin polarity selection bit, the ScL/ SDA interrupt pin selection bit, or the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit ESO is set. Reset the request bit to "0" after setting these bits, and enable the interrupt.

## Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10 -bit addressing format. The respective address communication formats are described below.
(1) 7-bit addressing format

To adapt the 7 -bit addressing format, set the 10BIT SAD bit of the $I^{2} \mathrm{C}$ control register (address 002 E 16 ) to " 0 ." The first 7 -bit address data transmitted from the master is compared with the high-order 7 -bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ address register (address 002C16). At the time of this comparison, address comparison of the RWB bit of the $I^{2} \mathrm{C}$ address register (address 002 C 16 ) is not performed. For the data transmission format when the 7 -bit addressing format is selected, refer to Figure 31, (1) and (2).
(2) 10-bit addressing format

To adapt the 10-bit addressing format, set the 10BIT SAD bit of the $\mathrm{I}^{2} \mathrm{C}$ control register (address 002E16) to "1." An address comparison is performed between the first-byte address data transmitted from the master and the 8 -bit slave address stored in the ${ }^{2} \mathrm{C}$ address register (address 002 C 16 ). At the time of this comparison, an address comparison between the RWB bit of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 002 C 16 ) and the $\mathrm{R} / \overline{\mathrm{W}}$ bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RWB bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit.
When the first-byte address data agree with the slave address, the AAS bit of the $I^{2} \mathrm{C}$ status register (address 002D16) is set to "1." After the second-byte address data is stored into the $I^{2} \mathrm{C}$ data shift register (address 002B16), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RBW bit of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 002 C 16 ) to " 1 " by software. This processing can make the 7 -bit slave address and $\mathrm{R} / \overline{\mathrm{W}}$ data agree, which are received after a RESTART condition is detected, with the value of the $I^{2} \mathrm{C}$ address register (address 002 C 16 ). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 31, (3) and (4).


Fig. 33 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register
Table 11 Recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency

| Oscillation frequency f (XIN) (MHz) | Main clock divide ratio | System clock $\phi$ (MHz) | START/STOP condition control register | SCL release time ( $\mu \mathrm{s}$ ) | Setup time ( $\mu \mathrm{s}$ ) | Hold time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 4 | XXX11010 | $6.75 \mu \mathrm{~s}$ (27 cycles) | $3.375 \mu \mathrm{~s}$ ( 13.5 cycles) | $3.375 \mu \mathrm{~s}$ ( 13.5 cycles) |
|  |  |  | XXX11000 | $6.25 \mu \mathrm{~s}$ (25 cycles) | $3.125 \mu \mathrm{~s}$ ( 12.5 cycles) | $3.125 \mu \mathrm{~s}$ ( 12.5 cycles) |
| 8 | 8 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ (5 cycles) | $2.5 \mu \mathrm{~s}$ (2.5 cycles) | $2.5 \mu \mathrm{~s}$ (2.5 cycles) |
| 4 | 2 | 2 | XXX01100 | $6.5 \mu \mathrm{~s}$ ( 13 cycles) | $3.25 \mu \mathrm{~s}$ ( 6.5 cycles) | $3.25 \mu \mathrm{~s}$ ( 6.5 cycles) |
|  |  |  | XXX01010 | $5.5 \mu \mathrm{~s}$ (11 cycles) | $2.75 \mu$ ( 5.5 cycles) | $2.75 \mu$ ( 5.5 cycles) |
| 2 | 2 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ (5 cycles) | $2.5 \mu \mathrm{~s}$ (2.5 cycles) | $2.5 \mu \mathrm{~s}$ (2.5 cycles) |

Note: Do not set an odd number to the START/STOP condition set bit (SSC4 to SSC0).

(1) A master-transmitter transnmits data to a slave-receiver

(2) A master-receiver receives data from a slave-transmitter

(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address

| S | Slave address 1st 7 bits | R/W | A | Slave address 2nd bytes | A | Sr | Slave address 1st 7 bits | R/W | A | Data | A | Data | $\overline{\text { A }}$ | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 bits |  | "0" |  | 8 bits |  | 7 bits |  | "1" |  | 1 to 8 bits |  | 1 to 8 bits |  |  |

(4) A master-receiver receives data from a slave-transmitter with a 10-bit address

| S : START condition | P : STOP condition | Master to slave |
| :---: | :---: | :---: |
| A : ACK bit | R/W : Read/Write bit |  |
| Sr : Restart condition |  | Slave to master |

Fig. 34 Address data communication format

## Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 002C16) and " 0 " into the RWB bit.
(2) Set the ACK return mode and SCL $=100 \mathrm{kHz}$ by setting " 8516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (address 002F16).
(3) Set "0016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (address 002E16).
(5) Confirm the bus free condition by the BB flag of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16).
(6) Set the address data of the destination of transmission in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 002B16) and set " 0 " in the least significant bit.
(7) Set "F016" in the ${ }^{2} \mathrm{C}$ status register (address 002D16) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur.
(8) Set transmit data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register (address 002B16). At this time, an SCL and an ACK clock automatically occur.
(9) When transmitting control data of more than 1 byte, repeat step (8).
(10) Set "D016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.

## Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz , in the ACK non-return mode and using the addressing format is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ address register (address 002C16) and "0" in the RWB bit.
(2) Set the no ACK clock mode and SCL $=400 \mathrm{kHz}$ by setting " 6516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (address 002F16).
(3) Set " 0016 " in the $I^{2} \mathrm{C}$ status register (address 002D16) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (address 002E16).
(5) When a START condition is received, an address comparison is performed.
(6) -When all transmitted addresses are "0" (general call):

AD0 of the $I^{2} \mathrm{C}$ status register (address 002D16) is set to " 1 " and an interrupt request signal occurs.

- When the transmitted addresses agree with the address set in (1):
ASS of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16) is set to " 1 " and an interrupt request signal occurs.
- In the cases other than the above ADO and AAS of the $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16) are set to "0" and no interrupt request signal occurs.
(7) Set dummy data in the $I^{2} \mathrm{C}$ data shift register (address 002B16).
(8) When receiving control data of more than 1 byte, repeat step (7).
(9) When a STOP condition is detected, the communication ends.


## -Precautions when using multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

(1) Read-modify-write instruction

The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $I^{2} \mathrm{C}$-BUS interface are described below.

- $I^{2} \mathrm{C}$ data shift register (S0: address 002B16) When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.
- $\mathrm{I}^{2} \mathrm{C}$ address register (S0D: address 002C16)

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RBW) at the above timing.

- $I^{2} \mathrm{C}$ status register (S1: address 002D16)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.

- ${ }^{2} \mathrm{C}$ control register (S1D: address 002E16)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter ( $\mathrm{BC} 0-\mathrm{BC} 2$ ) at the above timing.

- $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 002F16)

The read-modify-write instruction can be executed for this register.

- $I^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 003016)

The read-modify-write instruction can be executed for this register.
(2) START condition generating procedure using multi-master

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 5.
!
LDA - (Taking out of slave address value)
SEI (Interrupt disabled)
BBS 5, S1, BUSBUSY (BB flag confirming and branch process)
BUSFREE:
STA SO
LDM \#\$F0, S1
CLI
!
BUSBUSY:
CLI
(Interrupt enabled)
!
2. Use "Branch on Bit Set" of "BBS 5, \$002D, -" for the BB flag confirming and branch process.
3. Use "STA \$2B, STX \$2B" or "STY \$2B" of the zero page addressing instruction for writing the slave address value to the $\mathrm{I}^{2} \mathrm{C}$ data shift register.
4. Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
5. Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.
(3) RESTART condition generating procedure

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 4.)
Execute the following procedure when the PIN bit is " 0 ." $\vdots$
LDM \#\$00, S1
(Select slave receive mode)
LDA -
SEI
STA SO
LDM \#\$F0, S1
CLI
(Taking out of slave address value) (Interrupt disabled)
(Writing of slave address value)
(Trigger of RESTART condition generating) (Interrupt enabled)
2. Select the slave receive mode when the PIN bit is "0." Do not write " 1 " to the PIN bit. Neither " 0 " nor " 1 " is specified for the writing to the BB bit.
The TRX bit becomes " 0 " and the SDA pin is released.
3. The SCL pin is released by writing the slave address value to the $I^{2} C$ data shift register.
4. Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating
(4) Writing to $I^{2} \mathrm{C}$ status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ." It is because it may become the same as above.
(5) Process of after STOP condition generating

Do not write data in the $I^{2} \mathrm{C}$ data shift register S 0 and the $\mathrm{I}^{2} \mathrm{C}$ status register S 1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.

## PULSE WIDTH MODULATION (PWM)

The 3851 group has a PWM function with an 8 -bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2 .

## Data Setting

The PWM output pin also functions as port P44. Set the PWM period by the PWM prescaler, and set the "H" term of output pulse by the PWM register.
If the value in the PWM prescaler is $n$ and the value in the PWM register is $m$ (where $n=0$ to 255 and $m=0$ to 255) :
PWM period $=255 \times(n+1) / f(X I N)$
$=31.875 \times(n+1) \mu s$
(when $f(X I N)=8 \mathrm{MHz}$, count source is $f(X I N)$ )
Output pulse "H" term = PWM period $\times \mathrm{m} / 255$

$$
\begin{aligned}
= & 0.125 \times(n+1) \times \mathrm{m} \mu \mathrm{~s} \\
& (\text { when } f(X I N)=8 \mathrm{MHz}, \text { count source is } f(X I N))
\end{aligned}
$$

## PWM Operation

When bit 0 (PWM enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H".
If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.


Fig. 35 Timing of PWM period


Fig. 36 Block diagram of PWM function


Fig. 37 Structure of PWM control register


Fig. 38 PWM output timing when PWM register or PWM prescaler is changed

## $\square$ Note

The PWM starts after the PWM enable bit is set to enable and "L" level is output from the PWM pin.
The length of this "L" level output is as follows:

$$
\begin{aligned}
& \frac{n+1}{2 \cdot f(X I N)} \quad \sec \quad \text { (Count source selection bit }=0 \text {, where } n \text { is the value set in the prescaler) } \\
& \frac{n+1}{f(X I N)} \quad \sec \quad \text { (Count source selection bit }=1 \text {, where } n \text { is the value set in the prescaler) }
\end{aligned}
$$

A-D CONVERTER<br>[A-D Conversion Registers (ADL, ADH)] 003516, 003616

The A-D conversion registers are read-only registers that store the result of an A-D conversion. Do not read these registers during an A-D conversion

## [AD Control Register (ADCON)] 003416

The AD control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 4 indicates the completion of an A-D conversion. The value of this bit remains at " 0 " during an A-D conversion and changes to " 1 " when an A-D conversion ends. Writing " 0 " to this bit starts the A-D conversion.

## Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVss and Vref into 1024 and outputs the divided voltages.

## Channel Selector

The channel selector selects one of ports P3o/ANo to P34/AN4 and inputs the voltage to the comparator.

## Comparator and Control Circuit

The comparator and control circuit compare an analog input voltage with the comparison voltage, and the result is stored in the A-D conversion registers. When an A-D conversion is completed, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".
Note that because the comparator consists of a capacitor coupling, set $f($ XIN $)$ to 500 kHz or more during an A-D conversion.
The M38514E6/M6 can operate at even low-speed mode, because of the A-D converter of the M38514E6/M6 has a built-in self-oscillation circuit.


Fig. 39 Structure of AD control register

10-bit reading
(Read address 003616 before 003516)
(Address 003616)

| b7 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  | b0 |

(Address 003516)
$\mathrm{b}_{\mathrm{b} 7|\mathrm{~b} 6| \mathrm{b} 5|\mathrm{~b} 4| \mathrm{b} 3|\mathrm{~b} 2| \mathrm{b} 1 \mid \mathrm{b} 0}$
Note : The high-order 6 bits of address 003616 become " 0 " at reading.

8 -bit reading (Read only address 003516)


Fig. 40 Structure of A-D conversion registers


Fig. 41 Block diagram of A-D converter

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8 -bit watchdog timer L and an 8-bit watchdog timer H .

## Standard Operation of Watchdog Timer

When any data is not written into the watchdog timer control register (address 003916) after resetting, the watchdog timer is in the stop state. The watchdog timer starts to count down by writing an optional value into the watchdog timer control register (address 003916) and an internal reset occurs at an underflow of the watchdog timer H .
Accordingly, programming is usually performed so that writing to the watchdog timer control register (address 003916) may be started before an underflow. When the watchdog timer control register (address 003916) is read, the values of the high-order 6 bits of the watchdog timer H, STP instruction disable bit, and watchdog timer H count source selection bit are read.

## Olnitial value of watchdog timer

At reset or writing to the watchdog timer control register (address 003916), each watchdog timer H and L is set to "FF16."
-Watchdog timer H count source selection bit operation
Bit 7 of the watchdog timer control register (address 003916) permits selecting a watchdog timer H count source. When this bit is set to "0", the count source becomes the underflow signal of watchdog timer L. The detection time is set to 131.072 ms at $f(\mathrm{XIN})$ $=8 \mathrm{MHz}$ frequency and 32.768 s at $\mathrm{f}(\mathrm{XCIN})=32 \mathrm{kHz}$ frequency. When this bit is set to " 1 ", the count source becomes the signal divided by 16 for $f\left(X_{\mathrm{IN}}\right)$ (or $f\left(\mathrm{X}_{\mathrm{CIN}}\right)$ ). The detection time in this case is set to $512 \mu \mathrm{~s}$ at $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ frequency and 128 ms at $\mathrm{f}(\mathrm{XCIN})$ $=32 \mathrm{kHz}$ frequency. This bit is cleared to " 0 " after resetting.

## -Operation of STP instruction disable bit

Bit 6 of the watchdog timer control register (address 003916) permits disabling the STP instruction when the watchdog timer is in operation.
When this bit is " 0 ", the STP instruction is enabled.
When this bit is " 1 ", the STP instruction is disabled, once the STP instruction is executed, an internal reset occurs. When this bit is set to " 1 ", it cannot be rewritten to " 0 " by program. This bit is cleared to " 0 " after resetting.


Fig. 42 Block diagram of Watchdog timer


Fig. 43 Structure of Watchdog timer control register

## HARDWARE

FUNCTIONAL DESCRIPTION

## RESET CIRCUIT

To reset the microcomputer, $\overline{\operatorname{RESET}}$ pin must be held at an "L" level for $2 \mu \mathrm{~s}$ or more. Then the RESET $p$ in is returned to an " H " level (the power source voltage must be between 2.7 V and 5.5 V , and the oscillation must be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC 16 (low-order byte). Make sure that the reset input voltage is less than 0.54 V for Vcc of 2.7 V .


Fig. 44 Reset circuit example


Fig. 45 Reset sequence


Fig. 46 Internal status at reset

## CLOCK GENERATING CIRCUIT

The 3851 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and Xout (XCIN and Xcout). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and Xout since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XcIn and Xcout.
Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and Xcout pins function as I/O ports.

## Frequency Control

## (1) Middle-speed mode

The internal clock $\phi$ is the frequency of XIN divided by 8. After reset, this mode is selected.

## (2) High-speed mode

The internal clock $\phi$ is half the frequency of XIN.

## (3) Low-speed mode

The internal clock $\phi$ is half the frequency of XCIN .

## CNote

If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after power on and at returning from the stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(X I N)>3 \cdot f(X C I N)$.

## (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1." When the main clock XIN is restarted (by setting the main clock stop bit to " 0 "), set sufficient time for oscillation to stabilize.
The sub-clock XCIN-Xcout oscillating circuit can not directly input clocks that are generated externally. Accordingly, make sure to cause an external resonator to oscillate.

## Oscillation Control

## (1) Stop mode

If the STP instruction is executed, the internal clock $\phi$ stops at an "H" level, and XIN and XCIN oscillation stops. When the oscillation stabilizing time set after STP instruction released bit is "0," the prescaler 12 is set to "FF16" and timer 1 is set to " 0116 ." When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.
Either XIN or XCIN divided by 16 is input to the prescaler 12 as count source. Oscillator restarts when an external interrupt is received, but the internal clock $\phi$ is not supplied to the CPU (remains at " H ") until timer 1 underflows. The internal clock $\phi$ is supplied for the first time, when timer 1 underflows. This ensures time for the clock oscillation using the ceramic resonators to be stabilized. When the oscillator is restarted by reset, apply " $L$ " level to the $\overline{\text { RESET }}$ pin until the oscillation is stable since a wait time will not

## be generated.

## (2) Wait mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an "H" level, but the oscillator does not stop. The internal clock $\phi$ restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

To ensure that the interrupts will be received to release the STP or WIT state, their interrupt enable bits must be set to " 1 " before executing of the STP or WIT instruction.
When releasing the STP state, the prescaler 12 and timer 1 will start counting the clock XIN divided by 16. Accordingly, set the timer 1 interrupt enable bit to "0" before executing the STP instruction.

## Note

When using the oscillation stabilizing time set after STP instruction released bit set to "1", evaluate time to stabilize oscillation of the used oscillator and set the value to the timer 1 and prescaler 12.


Fig. 47 Ceramic resonator circuit


Fig. 48 External clock input circuit


Fig. 49 Structure of MISRG

## Middle-speed mode automatic switch set bit

By setting the middle-speed mode automatic switch set bit to "1" while operating in the low-speed mode, XIN oscillation automatically starts and the mode is automatically switched to the middle-speed mode when defecting a rising/falling edge of the SCL or SDA pin. The middle-speed automatic switch wait time set bit can select the switch timing from the low-speed to the middlespeed mode; either 4.5 to 5.5 machine cycles or 6.5 to 7.5 machine cycles in the low-speed mode. Select it according to oscillation start characteristics of used XIN oscillator.
The middle-speed mode automatic switch start bit is used to automatically make to XIN oscillation start and switch to the middle-speed mode by setting this bit to " 1 " while operating in the low-speed mode.


Notes 1: Any one of high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. When low-speed mode is selected, set port Xc switch bit (b1) to " 1 ".
2: When the oscillation stabilizing time set after STP instruction released bit is " 0 ".
Fig. 50 System clock generating circuit block diagram (Single-chip mode)


Notes 1 : Switch the mode by the allows shown between the mode blocks. (Do not switch between the modes directly without an allow.)
2: The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended.
3 : Timer operates in the wait mode.
4: When the stop mode is ended, a delay of approximately 1 ms occurs by connecting prescaler 12 in middle/high-speed mode.
5 : When the stop mode is ended, a delay of approximately 16 ms occurs by Timer 1 and Timer 2 in low-speed mode.
6 : Wait until oscillation stabilizes after oscillating the main clock $X \mathbb{N}$ before the switching from the low-speed mode to middle/high-speed mode.
7 : The example assumes that 8 MHz is being applied to the $\mathrm{X} \operatorname{IN}$ pin and 32 kHz to the $\mathrm{X} \operatorname{CIN}$ pin. $\phi$ indicates the internal clock.

Fig. 51 State transitions of system clock

## NOTES ON PROGRAMMING

## Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index $X$ mode ( $T$ ) and the decimal mode (D) flags because of their effect on calculations.

## Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative $(\mathrm{N})$, overflow $(\mathrm{V})$, and zero ( $Z$ ) flags are invalid.


## Timers

If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

- The index $X$ mode ( $T$ ) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.


## Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text { SRDY }}$ output enable bit to "1."
Serial I/O continues to output the final bit from the TXD pin after transmission is completed.
When an external clock is used as synchronous clock in serial I/O, write transmission data to the transmit buffer register while the transfer clock is "H."

## A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.
Therefore, make sure that $f(X I N)$ is at least on 500 kHz during an A-D conversion.
Do not execute the STP or WIT instruction during an A-D conversion.

## Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The frequency of the internal clock $\phi$ is half of the XIN frequency in high-speed mode.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:
1.Mask ROM Order Confirmation Form
2.Mark Specification Form
3. Data to be written to ROM, in EPROM form (three identical copies)

## DATA REQUIRED FOR ROM WRITING ORDERS

The following are necessary when ordering a ROM writing:
1.ROM Writing Confirmation Form
2.Mark Specification Form
3.Data to be written to ROM, in EPROM form (three identical copies)

## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and builtin EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 12 Programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| $42 P 2 R-A$ | PCA4738F-42A |
| $42 P 4 B$ | PCA4738S-42A |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 52 is recommended to verify programming.


Caution: The screening temperature is far higher than the storage temperature. Never expose to $150^{\circ} \mathrm{C}$ exceeding 100 hours.

Fig. 52 Programming and testing of One Time PROM version

## FUNCTIONAL DESCRIPTION SUPPLEMENT Interrupt

3851 group permits interrupts on the basis of 15 sources. It is vector interrupts with a fixed priority system. Accordingly, when two or more interrupt requests occur during the same sampling, the higher-priority interrupt is accepted first. This priority is determined by hardware, but variety of priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag.
For interrupt sources, vector addresses and interrupt priority, refer to "Table 13".

Table 13 Interrupt sources, vector addresses and interrupt priority

| Priority | Interrupt sources | Rector addresses |  |  |
| :---: | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| 1 | Reset (Note 1) | FFFD16 | FFFC16 | Non-maskable |
| 2 | INT0 interrupt | FFFB16 | FFFA16 | External interrupt (active edge selectable) |
| 3 | SCL, SDA | FFF916 | FFF816 | External interrupt (active edge selectable) |
| 4 | INT1 interrupt | FFF716 | FFF616 | External interrupt (active edge selectable) |
| 5 | INT2 interrupt | FFF516 | FFF416 | External interrupt (active edge selectable) |
| 6 | INT3 interrupt | FFF316 | FFF216 | External interrupt (active edge selectable) |
| 7 | I2C interrupt | FFF116 | FFF016 |  |
| 8 | Timer X interrupt | FFEF16 | FFEE16 |  |
| 9 | Timer Y interrupt | FFED16 | FFEC16 |  |
| 10 | Timer 1 interrupt | FFEB16 | FFEA16 | STP instruction release timer underflow |
| 11 | Timer 2 interrupt | FFE916 | FFE816 |  |
| 12 | Serial I/O receive interrupt | FFE716 | FFE616 | Valid when serial I/O is selected |
| 13 | Serial I/O transmit interrupt | FFE516 | FFE416 | Valid when serial I/O is selected |
| 14 | CNTR0 interrupt | FFE316 | FFE216 | External interrupt (active edge selectable) |
| 15 | CNTR1 interrupt | FFE116 | FFE016 | External interrupt (active edge selectable) |
| 16 | A-D conversion interrupt | FFDF16 | FFDE16 |  |
| 17 | BRK instruction interrupt | FFDD16 | FFDC16 | Non-maskable software interrupt |

Note : Reset functions in the same way as an interrupt with the highest priority.

## HARDWARE

FUNCTIONAL DESCRIPTION SUPPLEMENT

## Timing After Interrupt

The interrupt processing routine begins with the machine cycle following the completion of the instruction that is currently in execution.
Figure 53 shows a timing chart after an interrupt occurs, and Figure 54 shows the time up to execution of the interrupt processing routine.


Fig. 53 Timing chart after an interrupt occurs


Fig. 54 Time up to execution of the interrupt processing routine

## A-D Converter

A-D conversion is started by setting AD conversion completion bit to " 0 ". During A-D conversion, internal operations are performed as follows.

1. After the start of A-D conversion, A-D conversion register goes to "0016".
2. The highest-order bit of A-D conversion register is set to " 1 ". and the comparison voltage Vref is input to the comparator. Then, Vref is compared with analog input voltage VIN.
3. As a result of comparison, when Vref $<$ VIN, the highestorder bit of A-D conversion register be- comes "1." When Vref $>$ VIN, the highest-order bit becomes " 0 ."

By repeating the above operations up to the lowest-order bit of the A-D conversion register, an analog value converts into a digital value.
A-D conversion completes at 61 clock cycles $(15.25 \mu \mathrm{~s}$ at $\mathrm{f}(\mathrm{XIN})=$ 8.0 MHz ) after it is started, and the result of the conversion is stored into the A-D conversion register.
Concurrently with the completion of $A-D$ conversion, the $A-D$ conversion completion bit is set to " 1 " and an A-D conversion interrupt request occurs, so that the AD conversion interrupt request bit is set to "1".

Relative formula for a reference voltage Vref of A-D converter and Vref

$$
\begin{aligned}
\text { When } \mathrm{n}=0 & \text { Vref }=0 \\
\text { When } \mathrm{n}=1 \text { to } 1023 & \text { Vref }=\frac{\text { VREF }}{1024} \times \mathrm{n} \\
& \mathrm{n}: \text { the value of A-D converter (decimal numeral) }
\end{aligned}
$$

Table 14 Change of A-D conversion register during A-D conversion

*1-*10: A result of the first to tenth comparison

## HARDWARE

FUNCTIONAL DESCRIPTION SUPPLEMENT

Figure 55 shows A-D conversion equivalent circuit, and Figure 56
shows A-D conversion timing chart.


Fig. 55 A-D conversion equivalent circuit


Fig. 56 A-D conversion timing chart

## MISRG

## (1) Oscillation stabilizing time set after STP instruction released bit (bit 0 of address 003816)

Usually, when the MCU stops the clock oscillation by the STP instruction and the STP instruction has been released by an external interrupt source, the fixed values of Timer 1 and Prescaler 12 (Timer $1=0116$, Prescaler $12=$ FF16) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by writing " 1 " to bit 0 of MISRG (address 003816).
However, by setting this bit to " 1 ", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.
Figure 57 shows the structure of MISRG.

## (2) Middle-speed mode automatic switch function

In order to switch the clock mode of an MCU which has a subclock, the following procedure is necessary:
set CPU mode register (003B16) --> start main clock oscillation --> wait for oscillation stabilization --> switch to middle-speed mode (or high-speed mode).
However, the 3851 group has the built-in function which automatically switches from low to middle-speed mode either by the SCL/ SDA interrupt or by program.
Figure 58 shows the structure of the $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register.

- Middle-speed mode automatic switch by SCL/SDA Interrupt The SCL/SDA interrupt source enables an automatic switch when the middle-speed mode automatic switch set bit (bit 1) of MISRG (address 003816) is set to " 1 ". The conditions for an automatic switch execution depend on the settings of bits 5 and 6 of the $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register (address 003016). Bit 5 is the SCL/SDA interrupt pin polarity selection bit and bit 6 is the SCL/SDA interrupt pin selection bit. The main clock oscillation stabilizing time can also be selected by middle-speed mode automatic switch wait time set bit (bit 2) of the MISRG.
- Middle-speed mode automatic switch by program The middle-speed mode can also be automatically switched by program while operating in low-speed mode. By setting the middle-speed automatic switch start bit (bit 3) of MISRG (address 003816) to "1" while operating in low-speed mode, the MCU will automatically switch to middle-speed mode. In this case, the oscillation stabilizing time of the main clock can be selected by the middle-speed automatic switch wait set bit (bit 2) of MISRG (address 003816).

MISRG
b7 b6 b5 b4 b3 b2 b1 b0


Notes 1: Automatically set "01 16" to timer 1, and "FF 16 " to priscaler 12.
2: During operation in low-speed mode, it is possible automatically to switch to middle-speed mode owing to S CL/SDA interrupt.
3: When automatic switch to middle-speed mode from low-speed mode occurs, the values of CPU mode register (3B 16) change.

Fig. 57 Structure of MISRG
${ }^{12} \mathrm{C}$ START/STOP condition control register
b7 b6 b5 b4 b3 b2 b1 b0

${ }^{2}{ }^{2} \mathrm{C}$ START/STOP condition control register (S2D) [Address : 30 16]


Note : Fix SSC0 bit to " 0 ".

Fig. 58 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register

## 3850 group

## Differences between 3850 and 3851 groups

3850 group MCUs do not have the built-in ${ }^{2} \mathrm{C}$-bus as in the 3851 group. Accordingly, the 3850 group does not have registers relevent to ${ }^{2} \mathrm{C}$-bus interface for the SFR area. The structure of the interrupt control registers also differs. The following is a list of registers which are not included in the 3850 Group.
(1) $I^{2} \mathrm{C}$ data shift register (address 002B16)
(2) $\mathrm{I}^{2} \mathrm{C}$ address register (address 002 C 16 )
(3) $\mathrm{I}^{2} \mathrm{C}$ status register (address 002D16)
(4) $I^{2} \mathrm{C}$ control register (address 002E16)

Fix ESO bit (bit3) to "0".
(5) $I^{2} \mathrm{C}$ clock control register (address 002F16)
(6) $I^{2} \mathrm{C}$ START/STOP condition control register (address 003016)
(7) SCL/SDA interrupt request bit (bit1) of Interrupt request register 1 (address $003 \mathrm{C}_{16}$ )
(8) $I^{2} \mathrm{C}$ interrupt request bit (bit5) of Interrupt request register 1 (address 003C16)
(9) SCL/SDA interrupt enable bit (bit1) of Interrupt control register 1 (address 003E16)
Fix this bit to "0".
(10) $I^{2} C$ interrupt enable bit (bit5) of Interrupt control register 1 (address 003E16)
Fix this bit to " 0 ".


Fig. 59 Memory expansion plan of 3850 group

Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address : 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 1 | Fix this bit to " 0 ". |  | 0 | O | * |
| 2 | $\mathrm{INT}_{1}$ interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 3 | INT2 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 4 | INT3 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 5 | Fix this bit to "0". |  | 0 | $\bigcirc$ | * |
| 6 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 7 | Timer Y interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 60 Structure of Interrupt request register 1 of 3850 group

Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | O |
| 1 | Fix this bit to "0". |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | INT 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | INT2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | O |
| 4 | INT3 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | Fix this bit to "0". |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | Timer X interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 61 Structure of Interrupt control register 1 of 3850 group

## CHAPTER 2 <br> APPLICATION

2.1 I/O port
2.2 Timer
2.3 Serial I/O
2.4 Multi-master ${ }^{12} \mathrm{C}$-BUS interface
2.5 PWM
2.6 A-D converter
2.7 Reset

## APPLICATION

### 2.1 I/O port

### 2.1 I/O port

This paragraph explains the registers setting method and the notes relevant to the I/O ports.

### 2.1.1 Memory map

| 000016 | Port P0 (P0) |
| :---: | :---: |
| $\begin{aligned} & 000116 \\ & 000216 \end{aligned}$ | Port P0 direction register (P0D) |
|  | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| $000716$ | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
|  |  |

Fig. 2.1.1 Memory map of registers relevant to I/O port

### 2.1.2 Relevant registers



Fig. 2.1.2 Structure of Port $\mathrm{Pi}(\mathrm{i}=0,1,2,3,4)$

## APPLICATION

Port Pi direction register
b7 b6 b5 b4 b3 b2 b1 b0


Port Pi direction register (PiD) ( $\mathrm{i}=\mathbf{0}, 1,2,3,4$ [Address : 01 16, 0316, 0516, 0716, 0916]


Fig. 2.1.3 Structure of Port Pi direction register (i=0, 1, 2, 3, 4)

### 2.1.3 Handling of unused pins

Table 2.1.1 Handling of unused pins

| Pins/Ports name | Handling |
| :--- | :--- |
| P0, P1, P2, P3, P4 | •Set to the input mode and connect each to Vcc or Vss through a resistor of $1 \mathrm{k} \Omega$ to |
|  | $10 \mathrm{k} \Omega$. |
|  | - Set to the output mode and open at "L" or "H" level. |
| $\mathrm{V}_{\text {ReF }}$ | •Connect to Vss (GND). |
| Avss | •Connect to Vss (GND). |
| Xout | •Open, only when using an external clock |

## APPLICATION

### 2.1 I/O port

### 2.1.4 Notes on input and output pins

## (1) Notes in stand-by state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the P-channel and the N-channel open-drain.
Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.
When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation


## - Reason

Even when setting as an output port with its direction register, in the following state :

- P -channel...... when the content of the port latch is " 0 "
- N-channel...... when the content of the port latch is " 1 "
the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.
Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.
${ }^{* 1}$ stand-by state : the stop mode by executing the STP instruction
the wait mode by executing the WIT instruction


## (2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

## - Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

- As for a bit which is set for an input port :

The pin state is read in the CPU, and is written to this bit after bit managing.

- As for a bit which is set for an output port :

The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.
Note the following :

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.

[^0]
### 2.1.5 Termination of unused pins

## (1) Terminate unused pins

(1) Output ports: Open
(2) Input ports:

Connect each pin to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
As for pins whose potential affects to operation modes such as pins CNVss, INT or others, select the Vcc pin or the Vss pin according to their operation mode.
(3) I/O ports:

- Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
Set the I/O ports for the output mode and open them at "L" or "H".
- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.
(4) The AVss pin when not using the A-D converter:
- When not using the A-D converter, handle a power source pin for the A-D converter, AVss pin as follows:
- AVss:Connect to the Vss pin


## (2) Termination remarks

(1) Input ports and I/O ports :

Do not open in the input mode.

## - Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (2) and (3) shown on the above.
(2) I/O ports:

When setting for the input mode, do not connect to Vcc or Vss directly.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).
(3) I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to Vcc or Vss through a resistor.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

- At the termination of unused pins, perform wiring at the shortest possible distance ( 20 mm or less) from microcomputer pins.


## APPLICATION

### 2.2 Timer

### 2.2 Timer

This paragraph explains the registers setting method and the notes relevant to the timers.

### 2.2.1 Memory map

| $\lambda$ |  |
| :---: | :---: |
| 002016 | Prescaler 12 (PRE12) |
| 002116 | Timer 1 (T1) |
| 002216 | Timer 2 (T2) |
| 002316 | Timer XY mode register (TM) |
| 002416 | Prescaler X (PREX) |
| 002516 | Timer X (TX) |
| 002616 | Prescaler Y (PREY) |
| 002716 | Timer Y (TY) |
| 002816 | Timer count source set register (TCSS) |
|  |  |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |

Fig. 2.2.1 Memory map of registers relevant to timers

### 2.2.2 Relevant registers

## Prescaler 12, Prescaler X, Prescaler Y



Prescaler 12 (PRE12) [Address : 20 16]
Prescaler X (PREX) [Address : 24 16]
Prescaler Y (PREY) [Address : 26 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | -Set a count value of each prescaler. <br> -The value set in this register is written to both each prescaler and the corresponding prescaler latch at the same time. <br> -When this register is read out, the count value of the corresponding prescaler is read out. |  | 1 | O | $\bigcirc$ |
| 1 |  |  | 1 | $\bigcirc$ | 0 |
| 2 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  |  | 1 | $\bigcirc$ | 0 |
| 4 |  |  | 1 | $\bigcirc$ | O |
| 5 |  |  | 1 | $\bigcirc$ | O |
| 6 |  |  | 1 | $\bigcirc$ | 0 |
| 7 |  |  | 1 | $\bigcirc$ | O |

Fig. 2.2.2 Structure of Prescaler 12, Prescaler X, Prescaler Y

## Timer 1



Timer 1 (T1) [Address : 21 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of timer 1. <br> -The value set in this register is written to both timer 1 and timer 1 latch at the same time. <br> -When this register is read out, the timer 1's count value is read out. |  | 1 | $\bigcirc$ | O |
| 1 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 |  |  | 0 | $\bigcirc$ | O |
| 7 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.2.3 Structure of Timer 1

Timer 2, Timer X, Timer Y
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.2.4 Structure of Timer 2, Timer X, Timer Y

## APPLICATION

### 2.2 Timer

Timer XY mode register b7 b6 b5 b4 b3 b2 b1 b0


Timer XY mode register (TM) [Address : 23 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer X operating mode bits | b1 b0 <br> 00 :Timer mode <br> 0 1: Pulse output mode <br> 10 : Event counter mode <br> 11 : Pulse width measurement mode | 0 | O | O |
| 1 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | CNTRo active edge switch bit | The function depends on the operating mode of Timer X . (Refer to Table 2.2.1) | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Timer X count stop bit | 0 : Count start <br> 1 : Count stop | 0 | $\bigcirc$ | 0 |
| 4 | Timer Y operating mode bits | b5 b4 <br> 00 :Timer mode <br> 01 : Pulse output mode <br> 10 : Event counter mode <br> 11 : Pulse width measurement mode | 0 | $\bigcirc$ | 0 |
| 5 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | CNTR1 active edge switch bit | The function depends on the operating mode of Timer Y . (Refer to Table 2.2.1) | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer Y count stop bit | 0 : Count start <br> 1 : Count stop | 0 | O | 0 |

Fig. 2.2.5 Structure of Timer XY mode register

Table 2.2.1 CNTR ${ }_{0} /$ CNTR $_{1}$ active edge switch bit function

| Timer X /Timer Y operation modes | CNTR ${ }_{0} /$ CNTR $_{1}$ active edge switch bit (bits 2, 6 of address 2316) contents |  |
| :---: | :---: | :---: |
| Timer mode | "0" | CNTR 0 / CNTR 1 interrupt request occurrence: Falling edge <br> ; No influence to timer count |
|  | "1" | CNTR $0_{0}$ / CNTR ${ }_{1}$ interrupt request occurrence: Rising edge ; No influence to timer count |
| Pulse output mode | "0" | Pulse output start: Beginning at "H" level CNTR ${ }_{0}$ / CNTR ${ }_{1}$ interrupt request occurrence: Falling edge |
|  | "1" | Pulse output start: Beginning at "L" level CNTR ${ }_{0}$ / CNTR ${ }_{1}$ interrupt request occurrence: Rising edge |
| Event counter mode | "0" | Timer X / Timer Y: Rising edge count CNTRo / CNTR ${ }_{1}$ interrupt request occurrence: Falling edge |
|  | "1" | Timer X / Timer Y: Falling edge count CNTR ${ }_{0}$ / CNTR ${ }_{1}$ interrupt request occurrence: Rising edge |
| Pulse width measurement mode | "0" | Timer X / Timer Y: "H" level width measurement CNTR ${ }_{0} /$ CNTR $_{1}$ interrupt request occurrence: Falling edge |
|  | "1" | Timer X / Timer Y: "L" level width measurement CNTR ${ }_{0} /$ CNTR $_{1}$ interrupt request occurrence: Rising edge |

Timer count source selection register
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.2.6 Structure of Timer count source set register

## APPLICATION

### 2.2 Timer

Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address : 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 1 | SCL/SDA interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 2 | INT1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 3 | INT2 interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 4 | INT3 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 5 | ${ }^{12} \mathrm{C}$ interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 6 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 7 | Timer Y interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.2.7 Structure of Interrupt request register 1

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 2 (IREQ2) [Address : 3D 16]

| B | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | Timer 1 interrupt request bit | $0:$ No interrupt request issued <br> $1:$ Interrupt request issued | 0 | $\circ$ | $*$ |
| 1 | Timer 2 interrupt request bit | $0:$ No interrupt request issued <br> $1:$ Interrupt request issued | 0 | $\circ$ | $*$ |
| 2 | Serial I/O receive interrupt <br> request bit | $0:$ No interrupt request issued <br> $1:$ Interrupt request issued | 0 | $\circ$ | $*$ |
| 3 | Serial I/O transmit interrupt <br> request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | $\circ$ | $*$ |
| 4 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | $\circ$ | $*$ |
| 5 | CNTR1 interrupt request bit | $0:$ No interrupt request issued <br> $1:$ Interrupt request issued | 0 | $\circ$ | $*$ |
| 6 | AD converter interrupt request <br> bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | $\circ$ | $*$ |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. <br> When this bit is read out, the value is "0". | 0 | $\circ$ | $\times$ |  |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.2.8 Structure of Interrupt request register 2

Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | 0 |
| 1 | SCL/SDA interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | INT 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | 0 |
| 3 | INT2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 4 | INT3 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 5 | ${ }^{12} \mathrm{C}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | 0 |
| 6 | Timer X interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.2.9 Structure of Interrupt control register 1

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | Timer 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 1 | Timer 2 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 2 | Serial I/O receive interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 3 | Serial I/O transmit interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 4 | CNTR0 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 5 | CNTR1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 6 | AD converter interrupt enable <br> bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 7 | Fix this bit to "0". | 0 | 0 | 0 |  |

Fig. 2.2.10 Structure of Interrupt control register 2

## APPLICATION

### 2.2 Timer

### 2.2.3 Timer application examples

## (1) Basic functions and uses

[Function 1] Control of Event interval (Timer X, Timer Y, Timer 1, Timer 2)
When a certain time, by setting a count value to each timer, has passed, the timer interrupt request occurs.
<Use>

- Generation of an output signal timing
-Generation of a wait time
[Function 2] Control of Cyclic operation (Timer X, Timer Y, Timer 1, Timer 2)
The value of the timer latch is automatically written to the corresponding timer each time the timer underflows, and each timer interrupt request occurs in cycles.
<Use>
-Generation of cyclic interrupts
-Clock function (measurement of 250 ms ); see Application example 1
-Control of a main routine cycle
[Function 3] Output of Rectangular waveform (Timer X, Timer Y)
The output level of the CNTR $R_{0}$ pin or CNTR ${ }_{1}$ pin is inverted each time the timer underflows (in the pulse output mode).
<Use>
-Piezoelectric buzzer output; see Application example 2
-Generation of the remote control carrier waveforms


## [Function 4] Count of External pulses (Timer X, Timer Y)

External pulses input to the CNTRo pin or CNTR ${ }_{1}$ pin are counted as the timer count source (in the event counter mode).
<Use>
-Frequency measurement; see Application example 3
-Division of external pulses

- Generation of interrupts due to a cycle using external pulses as the count source; count of a reel pulse


## [Function 5] Measurement of External pulse width (Timer X, Timer Y)

The "H" or "L" level width of external pulses input to CNTRo pin or CNTR1 pin is measured (in the pulse width measurement mode).
<Use>
-Measurement of external pulse frequency (measurement of pulse width of FG pulse* for a motor); see Application example 4
-Measurement of external pulse duty (when the frequency is fixed)

FG pulse*: Pulse used for detecting the motor speed to control the motor speed.

## APPLICATION

(2) Timer application example 1: Clock function (measurement of 250 ms )

Outline: The input clock is divided by the timer so that the clock can count up at 250 ms intervals. Specifications: $\cdot$ The clock $f(X i v)=4.19 \mathrm{MHz}\left(2^{22} \mathrm{~Hz}\right)$ is divided by the timer.
-The clock is counted up in the process routine of the timer X interrupt which occurs at 250 ms intervals.

Figure 2.2.11 shows the timers connection and setting of division ratios; Figure 2.2.12 shows the relevant registers setting; Figure 2.2.13 shows the control procedure.


Fig. 2.2.11 Timers connection and setting of division ratios

## APPLICATION

### 2.2 Timer



Fig. 2.2.12 Relevant registers setting


Fig. 2.2.13 Control procedure

## APPLICATION

### 2.2 Timer

## (3) Timer application example 2: Piezoelectric buzzer output

Outline: The rectangular waveform output function of the timer is applied for a piezoelectric buzzer output.
Specifications: •The rectangular waveform, dividing the clock $f(X i n)=4.19 \mathrm{MHz}\left(2^{22} \mathrm{~Hz}\right)$ into about $2 \mathrm{kHz}(2048 \mathrm{~Hz})$, is output from the $\mathrm{P} 2_{7} / \mathrm{CNTRopin}$.
-The level of the $\mathrm{P} 2_{7} /$ CNTRo pin is fixed to "H" while a piezoelectric buzzer output stops.

Figure 2.2.14 shows a peripheral circuit example, and Figure 2.2.15 shows the timers connection and setting of division ratios. Figures 2.2 .16 shows the relevant registers setting, and Figure 2.2.17 shows the control procedure.

The "H" level is output while a piezoelectric buzzer output stops.


Fig. 2.2.14 Peripheral circuit example


Fig. 2.2.15 Timers connection and setting of division ratios


Timer XY mode register (address 23 16)


Timer X operating mode: Pulse output mode
$\rightarrow$ CNTRo active edge switch: Output starting at "H" level
$\rightarrow$ Timer X count: Stop
Clear to "0" when starting count.
Timer X (address 25 16)


Interrupt control register 1 (address 3E 16)
ICON1


Fig. 2.2.16 Relevant registers setting

### 2.2 Timer



Fig. 2.2.17 Control procedure

## APPLICATION

(4) Timer application example 3: Frequency measurement

Outline: The following two values are compared to judge whether the frequency is within a valid range.
-A value by counting pulses input to P4o/CNTR1 pin with the timer.
-A reference value
Specifications: •The pulse is input to the P40/CNTR1 pin and counted by the timer Y .

- A count value is read out at about 2 ms intervals, the timer 1 interrupt interval. When the count value is 28 to 40 , it is judged that the input pulse is valid.
- Because the timer is a down-counter, the count value is compared with 227 to 215 (Note).

Note: 227 to $215=\{255$ (initial value of counter) -28$\}$ to $\{255-40\} ; 28$ to 40 means the number of valid value.

Figure 2.2.18 shows the judgment method of valid/invalid of input pulses; Figure 2.2.19 shows the relevant registers setting; Figure 2.2.20 shows the control procedure.


Fig 2.2.18 Judgment method of valid/invalid of input pulses

### 2.2 Timer

Timer XY mode register (address 23 16)
TM



Interrupt control register 1 (address 3E 16)
ICON1


Interrupt control register 2 (address 3F 16)

$\rightarrow$ Timer 1 interrupt: Enabled

Interrupt request register 1 (address 3C 16)
IREQ1

$\rightarrow$ Judgment of Timer Y interrupt request bit ( "1" of this bit when reading the count value indicates the 256 or more pulses input in the condition of Timer $Y=255$ )

Fig. 2.2.19 Relevant registers setting


Fig. 2.2.20 Control procedure

## APPLICATION

### 2.2 Timer

(5) Timer application example 4: Measurement of FG pulse width for motor

Outline: The timer X counts the " H " level width of the pulses input to the $\mathrm{P} 2_{7} / \mathrm{CNTR}$. pin. An underflow is detected by the timer X interrupt and an end of the input pulse " H " level is detected by the CNTRo interrupt.
Specifications: •The timer $X$ counts the " H " level width of the FG pulse input to the P 2 / $/ \mathrm{CNTRopin}$.
<Example>
When the clock frequency is 4.19 MHz , the count source is $3.8 \mu \mathrm{~s}$, which is obtained by dividing the clock frequency by 16. Measurement can be made up to 250 ms in the range of $\mathrm{FFFF}_{16}$ to 000016.

Figure 2.2.21 shows the timers connection and setting of division ratio; Figure 2.2.22 shows the relevant registers setting; Figure 2.2 .23 shows the control procedure.


0 : No interrupt request issued
1 : Interrupt request issued

Fig. 2.2.21 Timers connection and setting of division ratios


Interrupt control register 1 (address 3E 16)


Interrupt control register 2 (address 3F 16)
ICON2

$\rightarrow$ CNTRo interrupt: Enabled
nterrupt request register 2 (address 3D 16)
IREQ2

$\rightarrow$ CNTRo interrupt request
(Set to " 1 " automatically when " H " level input came to the end)

Fig. 2.2.22 Relevant registers setting

### 2.2 Timer



Fig. 2.2.23 Control procedure

## APPLICATION

### 2.2 Timer

### 2.2.4 Notes on the timer

- If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(\mathrm{n}+1)$.
- When switching the count source by the timer $12, \mathrm{X}$ and Y count source selection bit, the value of timer count is altered in unconsiderable amount owing to generating of a thin pulses in the count input signals.
Therefore, select the timer count source before set the value to the prescaler and the timer.


## APPLICATION

### 2.3 Serial I/O

### 2.3 Serial I/O

This paragraph explains the registers setting method and the notes relevant to the Serial I/O.

### 2.3.1 Memory map



Fig. 2.3.1 Memory map of registers relevant to Serial I/O

### 2.3.2 Relevant registers

## Transmit/Receive buffer register

b7 b6 b5 b4 b3 b2 b1 b0


Transmit/Receive buffer register (TB/RB) [Address : 18 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | The transmission data is written to or the receive data is read out from this buffer register. <br> - At writing: A data is written to the transmit buffer register. <br> - At reading: The contents of the receive buffer register are read out. |  | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  |  | ? | $\bigcirc$ | O |

Note: The contents of transmit buffer register cannot be read out.
The data cannot be written to the receive buffer register.

Fig. 2.3.2 Structure of Transmit/Receive buffer register


Fig. 2.3.3 Structure of Serial I/O status register

## APPLICATION

### 2.3 Serial I/O

Serial I/O control register
b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O control register (SIOCON) [Address : 1A 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source selection bit (CSS) | $\begin{aligned} & \hline 0: f(\mathrm{XIN}) \\ & 1: f(\mathrm{XIN}) / 4 \end{aligned}$ | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | Serial I/O synchronous clock selection bit (SCS) | - In clock synchronous serial I/O <br> 0 : BRG output devided by 4 <br> 1 : External clock input <br> - In UART <br> 0 : BRG output devided by 16 <br> 1 : External clock input devided by 16 | 0 | $\bigcirc$ | 0 |
| 2 | Srov output enable bit (SRDY) | 0 : P27 pin operates as ordinary $\mathrm{I} / \mathrm{O}$ pin $1:$ P27 pin operates as SRDY output pin | 0 | $\bigcirc$ | 0 |
| 3 | Transmit interrupt source selection bit (TIC) | 0 : Interrupt when transmit buffer has emptied <br> 1 : Interrupt when transmit shift operation is completed | 0 | 0 | 0 |
| 4 | Transmit enable bit (TE) | 0 : Transmit disabled <br> 1 : Transmit enabled | 0 | 0 | 0 |
| 5 | Receive enable bit (RE) | 0 : Receive disabled <br> 1: Receive enabled | 0 | $\bigcirc$ | 0 |
| 6 | Serial I/O mode selection bit (SIOM) | 0 : Clock asynchronous(UART) serial I/O <br> 1 : Clock synchronous serial I/O | 0 | 0 | 0 |
| 7 | Serial I/O enable bit (SIOE) | ```0 : Serial I/O disabled (pins P24 to P27 operate as ordinary I/O pins) 1: Serial I/O enabled (pins P24 to P27 operate as serial I/O pins)``` | 0 | 0 | 0 |

Fig. 2.3.4 Structure of Serial I/O control register

UART control register
b7 b6 b5 b4 b3 b2 b1 b0
UART control register (UARTCON) [Address : 1B 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Character length selection bit (CHAS) | $\begin{aligned} & \hline 0: 8 \text { bits } \\ & 1: 7 \text { bits } \\ & \hline \end{aligned}$ | 0 | O | $\bigcirc$ |
| 1 | Parity enable bit (PARE) | 0 : Parity checking disabled <br> 1 : Parity checking enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Parity selection bit (PARS) | 0 : Even parity <br> 1 : Odd parity | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Stop bit length selection bit (STPS) | $0: 1$ stop bit 1: 2 stop bits | 0 | 0 | 0 |
| 4 | P25/TxD P-channel output disable bit (POFF) | In output mode <br> 0 : CMOS output <br> 1 : N-channel open-drain output | 0 | O | 0 |
| 5 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 1 ". |  | 1 | 0 | $\times$ |
| 6 |  |  | 1 | $\bigcirc$ | $\times$ |
| 7 |  |  | 1 | $\bigcirc$ | $\times$ |

Fig. 2.3.5 Structure of UART control register

## Baud rate generator

b7 b6 b5 b4 b3 b2 b1 b0


Baud rate generator (BRG) [Address : 1C 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Set a count value of baud rate generator. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | 0 |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | 0 |

Fig. 2.3.6 Structure of Baud rate generator

Interrupt edge selection register


Fig. 2.3.7 Structure of Interrupt edge selection register

## APPLICATION

### 2.3 Serial I/O

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0
Interrupt request register 2 (IREQ2) [Address : 3D 16]

| B | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | Timer 1 interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 1 | Timer 2 interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 2 | Serial I/O receive interrupt <br> request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 3 | Serial I/O transmit interrupt <br> request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 4 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 5 | CNTR1 interrupt request bit | 0 0 No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 6 | AD converter interrupt request <br> bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. <br> When this bit is read out, the value is "0". | 0 | 0 | $\times$ |  |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.3.8 Structure of Interrupt request register 2

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 1 | Timer 2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Serial I/O receive interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | $\bigcirc$ |
| 3 | Serial I/O transmit interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 6 | AD converter interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | $\bigcirc$ |
| 7 | Fix this bit to " 0 ". |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.3.9 Structure of Interrupt control register 2

### 2.3.3 Serial I/O connection examples

(1) Control of peripheral IC equipped with CS pin

There are connection examples using a clock synchronous serial I/O mode.
Figure 2.3.10 shows connection examples of a peripheral IC equipped with the CS pin.
(1) Only transmission
(Using the RxD pin as an I/O port)

(OSD controller etc.)
(3) Transmission and reception
(When connecting RxD with TxD)
(When connecting IN with OUT in peripheral IC)

$$
\begin{aligned}
& 3851 \text { group*1 }
\end{aligned}
$$

(2) Transmission and reception

(4) Connection of plural IC

*1: Select an N-channel open-drain output for TxD pin output control.
*2: Use the OUT pin of peripheral IC which is an N-channel opendrain output and becomes high impedance during receiving data.

Note: "Port" means an output port controlled by software.


Peripheral IC 2

Fig. 2.3.10 Serial I/O connection examples (1)

## APPLICATION

### 2.3 Serial I/O

(2) Connection with microcomputer

Figure 2.3.11 shows connection examples with another microcomputer.
(1) Selecting internal clock

(3) Using $\overline{\text { SRDY }}$ signal output function (Selecting an external clock)


3851 group Microcomputer
(2) Selecting external clock

(4) In UART


3851 group Microcomputer

Fig. 2.3.11 Serial I/O connection examples (2)

## APPLICATION

### 2.3.4 Setting of serial I/O transfer data format

A clock synchronous or clock asynchronous (UART) can be selected as a data format of the serial I/O. Figure 2.3.12 shows the serial I/O transfer data format.


Fig. 2.3.12 Serial I/O transfer data format

## APPLICATION

### 2.3 Serial I/O

### 2.3.5 Serial I/O application examples

(1) Communication using clock synchronous serial I/O (transmit/receive)

Outline : 2-byte data is transmitted and received, using the clock synchronous serial I/O. The $\overline{\text { Sboy }}$ signal is used for communication control.

Figure 2.3.13 shows a connection diagram, and Figure 2.3 .14 shows a timing chart.
Figure 2.3.15 shows a registers setting relevant to the transmitting side, and Figure 2.3.16 shows registers setting relevant to the receiving side.

$$
\text { Transmitting side } \quad \text { Receiving side }
$$



Fig. 2.3.13 Connection diagram
Specifications:•The Serial I/O is used (clock synchronous serial I/O is selected.)

- Synchronous clock frequency: $125 \mathrm{kHz}\left(f\left(\mathrm{X}_{\mathrm{II}}\right)=4 \mathrm{MHz}\right.$ is divided by 32)
- The $\overline{S_{\text {Roy }}}$ (receivable signal) is used.
- The receiving side outputs the $\overline{\text { Seror }^{\prime}}$ signal at intervals of 2 ms (generated by timer), and 2-byte data is transferred from the transmitting side to the receiving side.


Fig. 2.3.14 Timing chart (using clock synchronous serial I/O)

## APPLICATION

## Transmitting side

Serial I/O status register (Address : $19{ }^{16}$ )
SIOSTS


Transmit buffer empty flag

- Confirm that the data has been transferred from Transmit buffer register to Transmit shift register.
- When this flag is "1", it is possible to write the next transmission data in to Transmit buffer register.

Transmit shift register shift completion flag
Confirm completion of transmitting 1-byte data with this flag.
"1": Transmit shift completed

Baud rate generator (Address : 1C 16)

Set "division ratio - 1"
BRG


Interrupt edge selection register (Address : 3A 16)
INTEDGE


INTo interrupt edge selection bit : Falling edge active

Fig. 2.3.15 Registers setting relevant to transmitting side

## APPLICATION

### 2.3 Serial I/O

## Receiving side



- Overrun error
- Parity error
- Framing error

Serial I/O control register (Address : 1A 16)
SIOCON

$\rightarrow$ Serial I/O synchronous clock selection bit : External clock
$\rightarrow \overline{\text { Sror }}$ output enable bit : $\overline{\text { SRor }}$ output enabled
$\rightarrow$ Transmit enable bit : Transmit enabled
Set this bit to " 1 ", using $\overline{\text { Sror }}$ output.
$\rightarrow$ Receive enable bit: Receive enabled
$\rightarrow$ Serial I/O mode selection bit : Clock synchronous serial I/O
$\rightarrow$ Serial I/O enable bit : Serial I/O enabled

Fig. 2.3.16 Registers setting relevant to receiving side

Figure 2.3.17 shows a control procedure of the transmitting side, and Figure 2.3 .18 shows a control procedure of the receiving side.


Fig. 2.3.17 Control procedure of transmitting side

## APPLICATION

### 2.3 Serial I/O



Fig. 2.3.18 Control procedure of receiving side
(2) Output of serial data (control of peripheral IC)

Outline : 4-byte data is transmitted and received, using the clock synchronous serial I/O. The CS signal is output to a peripheral IC through port $\mathrm{P} 4_{3}$.

Figure 2.3.19 shows a connection diagram, and Figure 2.3.20 shows a timing chart.


Example for using Serial I/O

Fig. 2.3.19 Connection diagram

Specifications : • The Serial I/O is used (clock synchronous serial I/O is selected.)

- Synchronous clock frequency : $125 \mathrm{kHz}\left(\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)=4 \mathrm{MHz}\right.$ is divided by 32)
- Transfer direction : LSB first
- The Serial I/O interrupt is not used.
- Port $\mathrm{P}_{3}$ is connected to the $\overline{\mathrm{CS}}$ pin ("L" active) of the peripheral IC for transmission control; the output level of port $\mathrm{P}_{3}$ is controlled by software.


Fig. 2.3.20 Timing chart

## APPLICATION

### 2.3 Serial I/O

Figure 2.3.21 shows registers setting relevant to serial I/O, and Figure 2.3.22 shows a setting of serial I/O transmission data.


Fig. 2.3.21 Registers setting relevant to serial I/O

Transmit/Receive buffer register (Address : 18 16)
TB/RB


Set a transmission data.
Confirm that transmission of the previous data is completed (bit 3 of the Interrupt request register 2 is " 1 ") before writing data.

Fig. 2.3.22 Setting of serial I/O transmission data

When the registers are set as shown in Fig. 2.3.21, the Serial I/O can transmit 1-byte data by writing data to the transmit buffer register.
Thus, after setting the CS signal to "L", write the transmission data to the transmit buffer register by each 1 byte, and return the CS signal to "H" when the target number of bytes has been transmitted. Figure 2.3.23 shows a control procedure of serial I/O.


Fig. 2.3.23 Control procedure of serial I/O

## APPLICATION

### 2.3 Serial I/O

(3) Cyclic transmission or reception of block data (data of specified number of bytes) between two microcomputers
Outline : When the clock synchronous serial I/O is used for communication, synchronization of the clock and the data between the transmitting and receiving sides may be lost because of noise included in the synchronous clock. It is necessary to correct that constantly, using "heading adjustment".
This "heading adjustment" is carried out by using the interval between blocks in this example.

Figure 2.3.24 shows a connection diagram.


Fig. 2.3.24 Connection diagram

## Specifications :

- The serial I/O is used (clock synchronous serial I/O is selected).
- Synchronous clock frequency : $131 \mathrm{kHz}\left(\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)=4.19 \mathrm{MHz}\right.$ is divided by 32)
- Byte cycle: $488 \mu \mathrm{~s}$
- Number of bytes for transmission or reception : 8 byte/block
- Block transfer cycle : 16 ms
- Block transfer term : 3.5 ms
- Interval between blocks : 12.5 ms
- Heading adjustment time : 8 ms


## Limitations of the specifications :

- Reading of the reception data and setting of the next transmission data must be completed within the time obtained from "byte cycle - time for transferring 1-byte data" (in this example, the time taken from generating of the serial I/O receive interrupt request to input of the next synchronous clock is $431 \mu \mathrm{~s}$ ).
- "Heading adjustment time < interval between blocks" must be satisfied.

The communication is performed according to the timing shown in Figure 2.3.25. In the slave unit, when a synchronous clock is not input within a certain time (heading adjusment time), the next clock input is processed as the beginning (heading) of a block.
When a clock is input again after one block (8 byte) is received, the clock is ignored.
Figure 2.3.26 shows relevant registers setting.


Fig. 2.3.25 Timing chart


## Slave unit



## Both of units




Fig. 2.3.26 Relevant registers setting

## APPLICATION

### 2.3 Serial I/O

## Control procedure

Control in the master unit
After setting the relevant registers shown in Figure 2.3.26, the master unit starts transmission or reception of 1-byte data by writing transmission data to the transmit buffer register.
To perform the communication in the timing shown in Figure 2.3.25, take the timing into account and write transmission data. Additionally, read out the reception data when the Serial I/O transmit interrupt request bit is set to "1," or before the next transmission data is written to the transmit buffer register.
Figure 2.3.27 shows a control procedure of the master unit using timer interrupts.


Fig. 2.3.27 Control procedure of master unit

## APPLICATION

- Control in the slave unit

After setting the relevant registers as shown in Figure 2.3.26, the slave unit becomes the state where a synchronous clock can be received at any time, and the serial I/O receive interrupt request bit is set to "1" each time an 8-bit synchronous clock is received.
In the serial I/O receive interrupt processing routine, the data to be transmitted next is written to the transmit buffer register after the received data is read out.
However, if no serial I/O receive interrupt occurs for a certain time (heading adjustment time or more), the following processing will be performed.

1. The first 1-byte data of the transmission data in the block is written into the transmit buffer register.
2. The data to be received next is processed as the first 1 byte of the received data in the block.

Figure 2.3.28 shows a control procedure of the slave unit using the serial I/O receive interrupt and any timer interrupt (for heading adjustment).


Fig. 2.3.28 Control procedure of slave unit

## APPLICATION

### 2.3 Serial I/O

(4) Communication (transmit/receive) using asynchronous serial I/O (UART)

Outline : 2-byte data is transmitted and received, using the asynchronous serial I/O. Port P4o is used for communication control.

Figure 2.3.29 shows a connection diagram, and Figure 2.3 .30 shows a timing chart.


Fig. 2.3.29 Connection diagram (Communication using UART)

Specifications : •The Serial I/O is used (UART is selected).

- Transfer bit rate : 9600 bps $\left(f\left(X_{\text {IN }}\right)=4.9152 \mathrm{MHz}\right.$ is divided by 512)
- Communication control using port P4o
(The output level of port P4o is controlled by softoware.)
- 2-byte data is transferred from the transmitting side to the receiving side at intervals of 10 ms generated by the timer.
$\square$
Fig. 2.3.30 Timing chart (using UART)


## APPLICATION

Table 2.3.1 shows setting examples of the baud rate generator (BRG) values and transfer bit rate values; Figure 2.3.31 shows registers setting relevant to the transmitting side; Figure 2.3.32 shows registers setting relevant to the receiving side.

Table 2.3.1 Setting examples of Baud rate generator values and transfer bit rate values

| BRG count source <br> $($ Note 1) | BRG setting value | Transfer bit rate (bps) (Note 2) |  |
| :---: | :---: | :---: | :---: |
|  |  | at $\mathrm{f}(\mathrm{XIN})=4.9152 \mathrm{MHz}$ | at $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $255(\mathrm{FF} 16)$ | 300 | 488.28125 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $127(7 \mathrm{~F} 16)$ | 600 | 976.5625 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $63\left(3 \mathrm{~F}_{16}\right)$ | 1200 | 1953.125 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $31\left(1 \mathrm{~F}_{16}\right)$ | 2400 | 3906.25 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $15\left(0 \mathrm{~F}_{16}\right)$ | 4800 | 7812.5 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $7(0716)$ | 9600 | 15625 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $3(0316)$ | 19200 | 31250 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $1(0116)$ | 38400 | 62500 |
| $\mathrm{f}(\mathrm{XIN})$ | $3(0316)$ | 76800 | 125000 |
| $\mathrm{f}(\mathrm{XIN})$ | $1(0116)$ | 153600 | 250000 |
| $\mathrm{f}(\mathrm{XIN})$ | $0(0016)$ | 307200 | 500000 |

Notes 1: Select the BRG count source with bit 0 of the serial I/O control register (Address : 1A16).
2: Equation of transfer bit rate:
Transfer bit rate $(b p s)=\frac{f(X i n)}{(B R G \text { setting value }+1) \times 16 \times m^{*}}$
*m: When bit 0 of the Serial I/O control register (Address : 1A16) is set to " 0 ," a value of $m$ is 1 .
When bit 0 of the Serial I/O control register (Address : 1A16) is set to " 1 ," a value of $m$ is 4 .

## APPLICATION

### 2.3 Serial I/O

## Transmitting side



Serial I/O control register (Address : 1A 16)
SIOCON


BRG count source selection bit : $f\left(X_{\text {IN }}\right) / 4$
$\rightarrow$ Serial I/O synchronous clock selection bit : BRG/16
$\longrightarrow \overline{\text { Srdy } \text { output enable bit : } \overline{\text { Sror }} \text { out disabled }}$
$\longrightarrow$ Transmit enable bit : Transmit enabled
$\rightarrow$ Receive enable bit : Receive disabled
$\rightarrow$ Serial I/O mode selection bit : Asynchronous serial I/O(UART)
$\longrightarrow$ Serial I/O enable bit : Serial I/O enabled

UART control register (Address : 1B 16)


Character length selection bit : 8 bits
$\longrightarrow$ Parity enable bit : Parity checking disabled
$\longrightarrow$ Stop bit length selection bit : 2 stop bits
$\rightarrow \mathrm{P} 25 / \mathrm{TxD}$ P-channel output disable bit : CMOS output


* When bit 0 of the Serial I/O control register (Address : 1A 16) is set to " 0, ," a value of $m$ is 1 .
When bit 0 of the Serial I/O control register (Address : 1A 16) is set to " 1 ," a value of $m$ is 4 .

Fig. 2.3.31 Registers setting relevant to transmitting side

## Receiving side

Serial I/O status register (Address : 19 16)


Confirm completion of receiving 1 -byte data with this flag.
\{"1" : at completing reception
("0" : at reading out contents of Receive buffer register
$\longrightarrow$ Overrun error flag
" 1 " : When data is ready in Receive shift register while Receive buffer register contains the data.

" 1 " : When a parity error occurs in enabled parity. $\longrightarrow$ Framing error flag
" 1 ": When stop bits cannot be detected at the specified timing

Summing error flag
" 1 " : when any one of the following errors occurs.

- Overrun error
- Parity error
- Framing error

* When bit 0 of the Serial I/O control register (Address : 1A 16) is set to " 0, " a value of $m$ is 1 .
When bit 0 of the Serial I/O control register (Address : 1A 16) is set to " 1 ," a value of $m$ is 4 .

Fig. 2.3.32 Registers setting relevant to receiving side

## APPLICATION

### 2.3 Serial I/O

Figure 2.3.33 shows a control procedure of the transmitting side, and Figure 2.3 .34 shows a control procedure of the receiving side.


Fig. 2.3.33 Control procedure of transmitting side


Fig. 2.3.34 Control procedure of receiving side

## APPLICATION

### 2.3 Serial I/O

### 2.3.6 Notes on serial I/O

(1) Notes when selecting clock synchronous serial I/O
(1) Stop of transmission operation

Clear the serial I/O enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, SclK, and SRDY function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to "1" at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

## Stop of receive operation

Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O enable bit to "0" (serial I/O disabled).

## Stop of transmit/receive operation

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled). (when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to " 0 " (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O enable bit to "0" (serial I/O disabled) (refer to (1) (1).

## APPLICATION

(2) Notes when selecting clock asynchronous serial I/O
(1) Stop of transmission operation

Clear the transmit enable bit to " 0 " (transmit disabled).

- Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk, and SrDy function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

## (2) Stop of receive operation

Clear the receive enable bit to " 0 " (receive disabled).
(3) Stop of transmit/receive operation

Only transmission operation is stopped.
Clear the transmit enable bit to " 0 " (transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk, and SRDY function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

## Only receive operation is stopped.

Clear the receive enable bit to "0" (receive disabled).
(3) $\overline{\mathrm{SRDY}}$ output of reception side

When signals are output from the $\overline{\text { SRDY }}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY output enable bit, and the transmit enable bit to " 1 " (transmit enabled).
(4) Setting serial I/O control register again

Set the serial I/O control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."


Fig. 2.3.35 Sequence of setting serial I/O control register again

## APPLICATION

### 2.3 Serial I/O

(5) Data transmission control with referring to transmit shift register completion flag

The transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.
(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the ScLK input level. Also, write the transmit data to the transmit buffer register (serial I/O shift register) at "H" of the ScLK input level.
(7) Transmit interrupt request when transmit enable bit is set

The transmission interrupt request bit is set and the interruption request is generated even when selecting timing that either of the following flags is set to "1" as timing where the transmission interruption is generated.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

Therefore, when the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as the following sequence.
(1) Transmit enable bit is set to " 1 "
(2) Transmit interrupt request bit is set to " 0 "

## - Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to " 1 ".

### 2.4 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

The multi-master $I^{2} \mathrm{C}$-BUS interface is a serial communication circuit, conforming to the Philips $I^{2} \mathrm{C}$-BUS data transfer format.

### 2.4.1 Memory map

|  | , - |
| :---: | :---: |
| 002B16 | $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO) |
| 002 C 16 | $1^{2} \mathrm{C}$ address register (SOD) |
| 002D16 | $1^{2} \mathrm{C}$ status register (S1) |
| $002 \mathrm{E}_{16}$ | $1^{2} \mathrm{C}$ control register (S1D) |
| 002F16 | $1^{2} \mathrm{C}$ clock control register (S2) |
| 003016 | ${ }^{1} 2 \mathrm{C}$ START/STOP condition control register (S2D) |
| $003 \mathrm{C}_{16}$ | Interrupt request register 1 (IREQ1) |
| 003E16 | Interrupt control register 1 (ICON1) |

Fig. 2.4.1 Memory map of registers relevant to $I^{2} \mathrm{C}$-BUS interface

### 2.4.2 Relevant registers



Fig. 2.4.2 Structure of $\mathrm{I}^{2} \mathrm{C}$ data shift register

### 2.4 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

## ${ }^{12} \mathrm{C}$ address register

## b7 b6 b5 b4 b3 b2 b1 b0


${ }^{12} \mathrm{C}$ address register (SOD) [Address : $2 \mathrm{C}{ }^{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Read / write bit (RWB) | 0 : Write bit <br> 1: Read bit | 0 | O | $\bigcirc$ |
| 1 | ```Slave address (SAD0, SAD1, SAD2, SAD3, SAD4, SAD5, SAD6)``` | These bits are compared with the address data transmitted from the master. | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |

Note: If the read-modify-write instruction(SEB, CLB, etc.) is executed for this register at detectiong the stop condition, data may become a value not to intend.

Fig. 2.4.3 Structure of ${ }^{2} \mathrm{C}$ address register


Fig. 2.4.4 Structure of $I^{2} C$ status register

## ${ }^{12} \mathrm{C}$ control register

b7 b6 b5 b4 b3 b2 b1 b0

${ }^{12} \mathrm{C}$ control register (S1D) [Address : 2E 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 <br> 1 <br> 2 | Bit counter (Number of transmit/receive bits) (BC0, BC1, BC2) | $\begin{array}{llll} \hline \text { b2 b1 b0 } & \text { bo } \\ 0 & 0 & 0 & 8 \\ 0 & 0 & 1 & : \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 6 \\ 1 & 0 & 5 \\ 1 & 0 & 0 & : 4 \\ 1 & 0 & 1 & 4 \\ 1 & 1 & 0 & 3 \\ 1 & 1 & 1 & 2 \\ \hline \end{array}$ | 0 | $\bigcirc$ | 0 |
| 3 | ${ }^{2} \mathrm{C}$-BUS interface enable bit (ESO) | 0 : Disabled <br> 1 : Enabled | 0 | 0 | 0 |
| 4 | Data format selection bit (ALS) | 0 : Addressing format <br> 1 : Free data format | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | Addressing format selection bit (10 BIT SAD) | 0 : 7-bit addressing format 1:10-bit addressing format | 0 | 0 | 0 |
| 6 | SDA/SCL pin selection bit (TSEL) | 0 : Connect to ports $\mathrm{P} 2_{2}, \mathrm{P}_{2}$ 1 : Connect to ports P24, P25 (Note 1) | 0 | O | 0 |
| 7 | ${ }^{2} \mathrm{C}$-BUS interface pin input level selection bit (TISS) | 0 : CMOS input <br> 1 : SMBUS input | 0 | 0 | $\bigcirc$ |

Notes 1: When using P24 and P25 as I2C-BUS interface, they are automatically switched from CMOS output to P-channel output disabled.
2: When the read-modify-write instruction is executed for this register at detectiong the START condition or at completing the byte transfer, data may become a value not intended.

Fig. 2.4.5 Structure of ${ }^{2} \mathrm{C}$ control register
${ }^{12} \mathrm{C}$ clock control register
b7 b6 b5 b4 b3 b2 b1 b0

${ }^{12} \mathrm{C}$ clock control register (S2) [Address : 2F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | SCL frequency control bits (CCR0, CCR1, CCR2, CCR3, CCR4) | Refer to Table 2.4.1 | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  |  |  |  |
| 2 |  |  |  |  |  |
| 3 |  |  |  |  |  |
| 4 |  |  |  |  |  |
| 5 | SCL mode specification bit (FAST MODE) | 0 : Standard clock mode <br> 1 : High-speed clock mode | 0 | 0 | 0 |
| 6 | ACK bit (ACK BIT) | $0:$ ACK is returned <br> 1 : ACK is not returned | 0 | $\bigcirc$ | 0 |
| 7 | ACK clock bit (ACK) | 0 : No ACK clock <br> 1: ACK clock | 0 | 0 | 0 |

Fig. 2.4.6 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register

Table 2.4.1 Set value of $I^{2} C$ clock control register and SCL frequency

| Setting value of <br> CCR4-CCR0 |  |  |  | SCL frequency (Note) <br> (at $\phi=4 \mathrm{MHz}$, unit : kHz) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCR4 | CCR3 | CCR2 | CCR1 | CCR0 | Standard clock <br> mode | High-speed <br> clock mode |
| 0 | 0 | 0 | 0 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 0 | 1 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 1 | - (Note 2) | 333 |
| 0 | 0 | 1 | 0 | 0 | - (Note 2) | 250 |
| 0 | 0 | 1 | 0 | 1 | 100 | 400 (Note 3) |
| 0 | 0 | 1 | 1 | 0 | 83.3 | 166 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | 500/CCR value <br> (Note 3) |  |
| 1 | 1 | 1 | 0 | 1 | 17.2 | $1000 /$ CCR value <br> (Note 3) |
| 1 | 1 | 1 | 1 | 0 | 16.6 | 34.5 |
| 1 | 1 | 1 | 1 | 1 | 16.1 | 33.3 |

Notes 1: Duty of SCL clock output is $50 \%$. The duty becomes 35 to $45 \%$ only when the high-speed clock mode is selected and CCR value $=5(400 \mathrm{kHz}$, at $\phi=4 \mathrm{MHz})$. "H" duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because " L " duration is extended instead of " H " duration reduction.
These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of SCL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of ScL frequency is described below:
$\phi /(8 \times$ CCR value) Standard clock mode
$\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $\neq 5)$
$\phi /(2 \times$ CCR value) High-speed clock mode (CCR value $=5)$
Do not set 0 to 2 as CCR value regardless of $\phi$ frequency.
Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCRO.
${ }^{12} \mathrm{C}$ START/STOP condition control register
b7 b6 b5 b4 b3 b2 b1 b0

${ }^{12} \mathrm{C}$ START/STOP condition control register (S2D) [Address : 30 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | START/STOP condition set bit (SSC0, SSC1, SSC2, SSC3, SSC4) <br> (Note) | ScL release time $=\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1)$ <br> Set up time $=\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1) / 2$ <br> Hold time $=\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1) / 2$ | ? | O | $\bigcirc$ |
| 1 |  |  |  |  |  |
| 2 <br> 3 |  |  |  |  |  |
| 4 |  |  |  |  |  |
| 5 | ScL/SDA interrupt pin polarity selection bit (SIP) | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | 0 |
| 6 | Scl/Sda interrupt pin selection bit (SIS) | $\begin{aligned} & 0: \text { SDA valid } \\ & 1: S C L \text { valid } \end{aligned}$ | 0 | $\bigcirc$ | 0 |
| 7 | Fix this bit to "0". |  | 0 | 0 | 0 |

Note : Fix SSC0 bit to " 0 ".

Fig. 2.4.7 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register

Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address : 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 1 | SCL/SDA interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 2 | $\mathrm{INT}_{1}$ interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 3 | INT2 interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 4 | INT3 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 5 | ${ }^{12} \mathrm{C}$ interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 6 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 7 | Timer Y interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.4.8 Structure of Interrupt request register 1

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address: 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 1 | SCL/SDA interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | INT 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | INT2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 4 | INT3 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | 0 |
| 5 | ${ }^{12} \mathrm{C}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 6 | Timer X interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 7 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.4.9 Structure of Interrupt control register 1

## APPLICATION

### 2.4.3 $\mathrm{I}^{2} \mathrm{C}$-BUS overview

The $I^{2} \mathrm{C}$-BUS is a both directions serial bus connected with two signal lines; the SCL which transmits a clock and the SDA which transmits a data.
Each port of the 3851 group has an N-channel open-drain structure for output and a CMOS structure for input. The devices connected with the $I^{2} \mathrm{C}$-BUS interface use an open drain, so that external pull-up resistors are required. Accordingly, while any one of devices always outputs "L", other devices cannot output "H".
Figure 2.4.10 shows the $I^{2} \mathrm{C}$-BUS connection structure.


Fig. 2.4.10 $I^{2} \mathrm{C}$-BUS connection structure

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

### 2.4.4 Communication format

Figure 2.4.11 shows an $I^{2} \mathrm{C}$-BUS communication format example.
The $I^{2} \mathrm{C}$-BUS consists of the following:
-START condition to indicate communication start

- Slave address and data to specify each device
-ACK to indicate acknowledgment of address and data
-STOP condition to indicate communication completion.


Fig. 2.4.11 $\mathrm{I}^{2} \mathrm{C}$-BUS communication format example
(1) START condition

When communication starts, the master device outputs the START condition to the slave device. The $I^{2} \mathrm{C}$-BUS defines that a data can be changed when a clock line is " $L$ ". Accordingly, data change when a clock line is " H " is treated as STOP or START condition.
The data line change from "H" to " $L$ " when a clock line is " $H$ " is START condition.

## (2) STOP condition

Just as in START condition, the data line change from "L" to "H" when a clock line is "H" is STOP condition.
The term from START condition to STOP condition is called "Bus busy". The master device is inhibited from starting data transfer during that term.
The Bus busy status can be judged by using the BB flag of $I^{2} C$ status register (bit 5 of address $002 D_{16}$ ).

## (3) Slave address

The slave address is transmitted after START condition. This address consists of 7 bits and the 7th bit functions as the read/write $(\mathrm{R} / \overline{\mathrm{W}})$ bit which indicates a data transmission method. The slave devices connected with the same $I^{2} \mathrm{C}$-BUS must have their addresses, individually. It is because that address is defined for the master to specify the transmitted/received slave device.
The read/write (R/W) bit indicates a data transmission direction; "L" means write from the master to the slave, and "H" means read in.
(4) Data

The data has an 8-bit length. There are two cases depending on the read/write $(\mathrm{R} / \overline{\mathrm{W}})$ bit of a slave address; one is from the master to the slave and the other is from the slave to the master.
(5) ACK bit

The ACK bit clock is generated by the master. This is used for indication of acknowledgment on the SDA line, the slave's busy and the data end.
For example, the slave device makes the SDA line "L" for acknowledgment when confirming the slave address following the START condition. The built-in $I^{2} \mathrm{C}$-BUS interface has the slave address automatic judgment function and the ACK acknowledgment function. "L" is automatically output when the ACK bit of $I^{2} \mathrm{C}$ clock control register (bit 6 of address $002 \mathrm{~F}_{16}$ ) is " 0 " and an address data is received. When the slave address and the address data do not correspond, "H" (NACK) is automatically output.

In case the slave device cannot receive owing to an interrupt process, performing operation or others, the master can output STOP condition and complete data transfer by making the ACK data of the slave address "H" for acknowledgment. Even in case the slave device cannot receive a data during data transferring, the communication can be interrupted by performing NACK acknowledgment to the following data.
When the master is receiving the data from the slave, the master can notify the slave of completion of data reception by performing NACK acknowledgment to the last data received from the slave.

## (5) RESTART condition

The master can receive or transmit data without transmission of STOP condition while the master is transmitting or receiving a data.
For example, after the master transmitted a data to the slave, transmitting a slave address +R (Read) following RESTART condition can make the following data treat as a reception data.
Additionally, transmitting a slave address $+\bar{W}$ (Write) following RESTART condition can make the following data treat as a transmission data.


Fig. 2.4.12 RESTART condition of master reception

### 2.4.5 Synchronization and Arbitration lost

## (1) Synchronization

When a plural master exists on the $I^{2} \mathrm{C}$-BUS and the masters, which have different speed, are going to simultaneously communicate; there is a rule to unify clocks so that a clock of each bit can be output correctly.
Figure 2.4.13 shows a synchronized SCL line example. The SCL (A) and the SCL (B) are the master devices having a different speed. The SCL is synchronized waveforms.
As shown by Figure 2.4.13, the SCL lines can be synchronized by the following method; the device which first finishes "H" term makes the SCL line "L" and the device which last remains "L" makes the SCL line "H".

### 2.4 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface



Fig. 2.4.13 SCL waveforms when synchronizing clocks
(1) After START condition, the masters, which have different speed, simultaneously start clock transmission.
(2) The SCL outputs "L" because (A) finished counting "H" output; then (B)'s "H" output counting is interrupted and (B) starts counting "L" output.
(3) The (A) outputs "H" because (A) finished counting "L" term; the SCL level does not become "H" because (B) outputs "L", and counting "H" term does not start but stop.
(4) (B) outputs "L" term.
(5) The SCL outputs "H" because (B) finished counting "L" term; then (B)'s "H" output counting is started at the same time as (A).
(6) The SCL outputs "L" because (A) first finished counting "H" output; then (B)'s "H" output counting is interrupted and (B) starts counting "L" output.
(7) The above are repeatedly performed.

## (2) Clock synchronization during communication

In the $I^{2} C$-BUS, the slave device is permitted to retain the SCL line " $L$ " and become waiting status for transmission from the master. By byte unit, for the reception preparation of the slave device, the master can become waiting status by making the SCL line "L", which is after completion of byte reception or the ACK.
By bit unit, it is possible to slow down a clock speed by retaining the SCL line "L" for slave devices having limited hardware.

The 3851 group can transmit data correctly without reduction of data bits toward waiting status request from the slave device. It is because the synchronization circuit is included for the case when retaining the SCL line "L" as an internal hardware.
After the last bit, including the ACK bit, of a transmission/reception data byte, the SCL line automatically remains "L" and waiting status is generated until completion of an interrupt process or reception preparation.
(3) Arbitration lost

A plural master exists on the same bus in the ${ }^{2} \mathrm{C}$-BUS and there are possibility to start communication simultaneously. Even when the master devices having the same transmission frequency start communication simultaneously, which device must transmit data correctly. Accordingly, there is the definition to detect a communication confliction on the SDA line in the $I^{2} \mathrm{C}$-BUS.
The SDA line is output at the timing synchronized by the SCL, however, the synchronization among the SDA signals is not performed.

## APPLICATION

### 2.4 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

### 2.4.6 SMBUS communication usage example

This clause explains a SMBUS communication control example using the $I^{2} \mathrm{C}-\mathrm{BUS}$. This is a control example as the master device and the slave device in the Read Word protocol of SMBUS protocol. The following is a communication example of the "Voltage () command" of the Smart battery data.

## Communication specifications:

-Communication frequency $=100 \mathrm{kHz}$
-Slave address of itself, battery, = "0001011X2" (X means the read/write bit)
-Slave address of communication destination, host, = "0001000X2" (X means the read/write bit)
-Voltage () command = "09 ${ }_{16}$ "
-Voltage value of acknowledgment = "2EE016"; 12000 mV )
-The communication process is performed in the interrupt process. However, the main process performs an occurrence of the first START condition and a slave address set.
-A communication buffer is established. Data transfer between the main process and the interrupt process is performed through the communication buffer.

## (1) Initial setting

Figure 2.4 .14 shows an initial setting example using SMBUS communication.

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface


${ }^{12} \mathrm{C}$ clock control register (address 2F 16)

S2


Fig. 2.4.14 Initial setting example using SMBUS communication

## APPLICATION

### 2.4 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

## (2) Communication example in master device

The master device follows the procedures (1) to (6) shown by Figure 2.4.15.
Additionally, the shaded area in the figure is a transmission data from the master device and the white area is a transmission data from the slave device.
(1) Generating of START condition; Transmission of slave address + write bit
(2) Transmission of command
(3) Generating of RESTART condition; Transmission of slave address + read bit
(4) Reception of lower data
(5) Reception of upper data
(6) Generating of STOP condition

Figures 2.4.16 to 2.4.21 show the procedures (1) to (6).


Fig. 2.4.15 Read Word protocol communication as SMBUS master device

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(1) Generating of START condition; Transmission of slave address + write bit

After confirming that other master devices do not use the bus, generate the START condition, because the SMBUS is a multi-master.
Write "slave address + write bit" to the $I^{2} \mathrm{C}$ data shift register (address 002B ${ }_{16}$ ) before performing to make the START condition generate. It is because the SCL of 1 -byte unit is output, following occurrence of the START condition.

If other master devices start communication until an occurrence of the START condition after confirming the bus use, it cannot communicate correctly. However in this case, that situation does not affect other master devices owing to detection of an arbitration lost or the START condition duplication preventing function.


Notes 1: In this example, the SEI instruction to disable interrupts need not be executed because this processing is going to be performed in the interrupt processing. When the start condition is generated out of the interrupt processing, execute the SEl instruction to disable interrupts.
2: Use the branch bit instruction to confirm bus busy.

Fig. 2.4.16 Transmission process of START condition and slave address

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

## Transmission of command

Confirm correct completion of communication at (1) before command transmission. When receiving the STOP condition, a process not to transmit a command is required, because the internal $I^{2} \mathrm{C}$ BUS generates an interrupt request also owing to the STOP condition transmitted to other devices.

After confirming correct completion of communication, write a command to the $I^{2} \mathrm{C}$ data shift register (address 002B ${ }_{16}$ ).
In case the AL bit (bit 3 of address 002D ${ }_{16}$ ) is " 1 ", check the slave address comparison flag (ASS bit; bit 2 of address $002 \mathrm{D}_{16}$ ) to judge whether the device given a right of master transmission owing to an arbitration specifies itself as a slave address. When it is "1", perform the slave reception; when " 0 ", wait for a STOP condition occurrence caused by other devices and the communication completion.
In case the AL bit is " 0 ", check the last received bit (LRB bit; bit 0 of address 002D ${ }_{16}$ ). When it is "1", make the STOP condition generate and release the bus use, because the specified slave device does not exist on the SMBUS.


Fig. 2.4.17 Transmission process of command

### 2.4 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

Generating of RESTART condition; Transmission of slave address + read bit
Confirm correct completion of communication at (2) before generating the RESTART condition. After confirming correct completion, generate the RESTART condition and perform the transmission process of "slave address + read bit". Note that procedure because that is different from (1)'s process.
As the same reason as $\mathbb{1}$, write "slave address + read bit" to the $I^{2} C$ data shift register (address $002 \mathrm{~B}_{16}$ ) before performing to make the START condition generate. However, when writing a slave address to the $I^{2} \mathrm{C}$ data shift register in this condition, a slave address is output at that time. Consequently, the RESTART condition cannot be generated. Therefore, follow the slave reception procedure before those processes.

In case the arbitration lost detecting flag (AL bit, bit 3 of address 002D ${ }_{16}$ ) is " 1 ", return to the process ${ }^{(1)}$, because other master devices will have priority to communicate.
When the last received bit (LRB bit; bit 0 of address 002D ${ }_{16}$ ) is " 1 ", generate the STOP condition and make the bus release, because acknowledgment cannot be done owing to BUSY status of the slave device specified on the SMBUS or other reasons.


Notes 1: Set to the receive mode while the PIN bit is " 0 ". Do not write " 1 " to the PIN bit. 2: In this example, the SEI instruction to disable interrupts need not be executed because this processing is going to be performed in the interrupt processing. When the start condition is generated out of the interrupt processing, execute the SEI instruction to disable interrupts.

Fig. 2.4.18 Transmission process of RESTART condition and slave address + read bit

## (4) Reception of lower data

Confirm correct completion of communication at (3) before receiving the lower data. After confirming correct completion, clear the ACK bit (bit 6 of address $002 F_{16}$ ) to " 0 ", in which ACK is returned and set to the master receive mode. After that, write a dummy data to the $I^{2} \mathrm{C}$ data shift register (address 002B16).
When the MST bit (bit 7 of address $002 \mathrm{D}_{16}$ ) is " 0 ", perform the error process explained as follows and return to the process (1).
When the last received bit (LRB bit; bit 0 of address 002D ${ }_{16}$ ) is " 1 ", generate the STOP condition and make the bus release, because the slave device specified on the SMBUS does not exist.


Fig. 2.4.19 Reception process of lower data

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(5) Transmission of upper data

Confirm correct completion of communication at (4) before receiving the upper data. After confirming correct completion, store the received data (lower data).
Set the ACK bit (bit 6 of address $002 \mathrm{~F}_{16}$ ) to " 1 ", in which ACK is not returned, write a dummy data to the $I^{2} \mathrm{C}$ data shift register (address 002B ${ }_{16}$ ).
When the MST bit (bit 7 of address 002D ${ }_{16}$ ) is " 0 ", return to the process ${ }^{(1)}$, because other devices have priority to communicate.


Fig. 2.4.20 Reception process of upper data

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(6) Generating of STOP condition

Confirm correct completion of communication at (5) before generating the STOP condition. After confirming correct completion, store the received data (upper data).
Clear the ACK bit (bit 6 of address $002 \mathrm{~F}_{16}$ ) to " 0 ", in which ACK is returned, generate the STOP condition. The communication mode is set to the slave receive mode by the occurrence of STOP condition.
When the MST bit (bit 7 of address 002D ${ }_{16}$ ) is " 0 ", return to the process ${ }^{(1)}$, because other devices have priority to communicate.


Note: Use the branch bit instruction to check bus busy
Also, execute the time out processing separately, if neccessary.

Fig. 2.4.21 Generating of STOP condition

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(3) Communication example in slave device

The slave device follows the procedures (1) to (6) shown by Figure 2.4.22.
The only difference from the master device's communication is an occurrence of interrupt request after detection of STOP condition.
(1) Reception of START condition; Transmission of ACK bit due to slave address correspondence
(2) Reception of command
(3) Reception of RESTART condition; Reception of slave address + read bit
(4) Transmission of lower data
(5) Transmission of upper data
(6) Reception of STOP condition

Figures 2.4 .23 to 2.4 .28 show the procedures (1) to (6).


Fig. 2.4.22 Communication example as SMBUS slave device

## APPLICATION

(1) Reception of START condition; Transmission of ACK bit due to slave address correspondence In the case of operation as the slave, all processes are performed in the interrupt after setting of the slave reception in the main process, because an interrupt request does not occur until correspondence of a slave address.
In the first interrupt, after confirming correspondence of the slave address, write a dummy data to receive a command into the $I^{2} \mathrm{C}$ data shift register.


Fig. 2.4.23 Reception process of START condition and slave address

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

## (2) Reception of command

Confirm correct completion of the command reception in the interrupt after receiving the command. After confirming correct command from the host, write a dummy data to the $\mathrm{I}^{2} \mathrm{C}$ data shift register to wait for reception of the next slave address.


Fig. 2.4.24 Reception process of command

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(3) Reception of RESTART condition ane slave address + read bit

After receiving a slave address, prepare a transmission data.
Judgment whether receiving a data or transmitting is required, because the mode is automatically switched between the receive mode and the transmit mode depending on the R/W bit of the received slave address. Accordingly, judge whether read or write referring the slave address comparison flag (AAS bit; bit 2 of address 002D ${ }_{16}$ ).


Fig. 2.4.25 Reception process of RESTART condition and slave address + read bit

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(4) Transmission of lower data

Before transmitting the upper data, restart to transmit the data at (4) and confirm correct completion of transmission of the lower data set in the slave address reception interrupt.
After that, transmit the upper data.


Fig. 2.4.26 Transmission process of lower data

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

## (5) Transmission of upper data

Confirm correct completion of the upper data transmission. The master returns the NACK toward the transmitted second-byte data, the upper data. Accordingly, confirm that the last received bit (LRB bit; bit 0 of address $002 \mathrm{D}_{16}$ ) is " 1 ".
After that, write a dummy data to the $I^{2} \mathrm{C}$ data shift register (address 002 $\mathrm{B}_{16}$ ) and wait for the interrupt of STOP condition.


Note: Use the branch bit instruction to check bus busy.

Fig. 2.4.27 Transmission process of upper data

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(6) Reception of STOP condition

Confirm that the STOP condition is correctly output and the bus is released.


Fig. 2.4.28 Reception of STOP condition

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

### 2.4.7 Notes on multi-master $I^{2} \mathrm{C}$-BUS interface

(1) Read-modify-write instruction

Each register of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface has bits to change by hardware. The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $I^{2} \mathrm{C}$-BUS interface are described below.
(1) $I^{2} C$ data shift register (S0: address $002 \mathrm{~B}_{16}$ )

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.
(2) $I^{2} \mathrm{C}$ address register (SOD: address 002C $\mathbf{1 6}_{16}$ )

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended.

- Reason

It is because hardware changes the read/write bit (RBW) at detecting the STOP condition.
$I^{2} C$ status register (S1: address 002 $\mathrm{D}_{16}$ )
Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.
$I^{2} \mathrm{C}$ control register (S1D: address $002 \mathrm{E}_{16}$ )
When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended.

- Reason

Because hardware changes the bit counter ( BC 0 to BC 2 ).
$\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 002F16)
The read-modify-write instruction can be executed for this register.
$I^{2}$ C START/STOP condition control register (S2D: address 003016)
The read-modify-write instruction can be executed for this register.

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(2) START condition generating procedure using multi-master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (5).

LDA \#SLADR (Taking out of slave address value)
SEI
(Interrupt disabled)
BBS 5, S1, BUSBUSY (BB flag confirming and branch process)
BUSFREE:
STA S0 (Writing of slave address value)
LDM \#\$F0, S1
CLI
(Trigger of START condition generating)
CLI
$\vdots$
BUSBUSY:
CLI
$\vdots$
(Interrupt enabled)
(2) Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirming and branch process.
(3) Use "STA, STX" or "STY" of the zero page addressing instruction for writing the slave address value to the $I^{2} \mathrm{C}$ data shift register ( SO : address 002 $\mathrm{B}_{16}$ ).
(4) Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
(5) Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating
(3) RESTART condition generating procedure in master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (4). Execute the following procedure when the PIN bit is " 0 ".

```
LDM #$00, S1 (Select slave receive mode)
LDA #SLADR (Taking out of slave address value)
SEI (Interrupt disabled)
STA S0 (Writing of slave address value)
LDM #$F0, S1 (Trigger of RESTART condition generating)
CLI (Interrupt enabled)
```

(2) Select the slave receive mode when the PIN bit is " 0 ". Do not write " 1 " to the PIN bit. Neither " 0 " nor " 1 " is specified for the writing to the BB bit. The TRX bit becomes " 0 " and the SDA pin is released.
(3) The SCL pin is released by writing the slave address value to the ${ }^{2} \mathrm{C}$ data shift register.
(4) Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating
(4) Writing to $I^{2} C$ status register

Do not execute an instruction to set the PIN bit to "1" from " 0 " and an instruction to set the MST and TRX bits to "0" from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ". It is because it may become the same as above.

## APPLICATION

### 2.4 Multi-master $I^{2} \mathrm{C}$-BUS interface

(5) STOP condition generating procedure in master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (5).

| SEI | (Interrupt disabled) |
| :--- | :--- |
| LDM \#\$C0, S1 | (Select master transmit mode) |
| NOP | (Set NOP) |
| LDM \#\$D0, S1 | (Trigger of STOP condition generating) |
| CLI | (Interrupt enabled) |
| $\vdots$ |  |

(2) When setting the master transmit mode, write " 0 " to the PIN bit.
(3) Execute the NOP instruction after the master transmit mode is set. In addition, set the STOP condition to be triggered within 10 machine cycles after the master transmit mode has been set.
(4) Make sure all interrupts are disabled during the term from when the master transmit mode is set until the triggering process, which generates the STOP condition, is complete.
(5) The above procedure is only applicable to the M38513E4.
(6) Process of after STOP condition generating

Do not write data in the $I^{2} \mathrm{C}$ data shift register S 0 and the $I^{2} \mathrm{C}$ status register S 1 until the bus busy flag BB becomes " 0 " after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.

## (7) STOP condition input at 7th clock pulse

In the slave mode, the STOP condition is input at the 7th clock pulse while receiving a slave address or data. As the clock pulse is continuously input, the SDA line may be held at LOW even if flag BB is set to " 0 ".

## Countermeasure:

Write dummy data to the $I^{2} \mathrm{C}$ shift register or reset the ES0 bit in the S1D register (ES0 = "L" $\rightarrow$ $\mathrm{ESO}=$ " H ") during a stop condition interrupt routine with flag PIN = "1".
Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is set to " 0 ", it becomes a general-purpose port ; so that the port must be set to input mode or "H".
Note: The M38514E6/M6 does not have this problem which is the SDA line remaining "L".
(8) ESO bit switch

In standard clock mode when $\mathrm{SSC}=" 00010_{2} "$ or in high-speed clock mode, flag BB may switch to " 1 " if ESO bit is set to " 1 " when SDA is " L ".

## Countermeasure:

Set ES0 to "1" when SDA is "H".

### 2.4.8 Notes on programming for SMBUS interface

(1) Time out process

For a smart battery system, the time out process with a program is required so that the communication can be completed even when communication is interrupted. It is because there is possibility of extracting a battery from a PC.
The specifications are defined so that communication has been able to be completed within 25 ms from START condition to STOP condition and within 10 ms from the ACK pulse from the ACK pulse of each byte. Accordingly, the following two should be considered as count start conditions.

SDA falling edge caused by SCL/SDA interrupt
This is the countermeasure for a communication interrupt in the middle of from START condition to a slave address. However, the detection condition must be considered because a interrupt is also generated by communication from other masters to other slaves.
(2) SMBUS interrupt after receiving slave address

This is the countermeasure for when communication is interrupted from receiving a slave address until receiving a command.
(2) Low hold of communication line

The I2C-BUS interface conforms to the $I^{2} C$-BUS Standard Specifications. However, because the use condition of SMBUS differs from the $I^{2} C$-BUS's, there is possibility of occurrences of the following two problems.
(1) Low hold of SDA line caused by ACK pulse at voltage drop of communication line

When the SMBUS voltage slowly drops, that is caused by extracting a battery from equipment or turning off a PC's power or etc., it might be incorrectly treated as the SCL pulse near the threshold level voltage.
When the SDA is judged " $L$ " in that condition, it becomes the general call and the ACK is transmitted. However, when the SCL remains "L" at the ACK pulse, the SDA continuously remains "L" until input of the next SCL pulse.

## Countermeasure:

As explained before, start the time out count at the falling of SDA line of START condition and reset ES0 bit of the S1D register when the time out is satisfied (Note).

## (2) STOP condition input at 7th clock pulse

In the slave mode, the STOP condition is input at the 7th clock pulse while receiving a slave address or data. As the clock pulse is continuously input, the SDA line may be held at "L" even if flag BB is set to " 0 ".

## Countermeasure:

Write dummy data to the $1^{2} \mathrm{C}$ shift register or reset the ES0 bit in the S1D register (ES0 = "L" $\rightarrow \mathrm{ESO}=$ "H") during a stop condition interrupt routine with flag PIN = "1".

Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ESO bit is set to "0", it becomes a general-purpose port ; so that the port must be set to input mode or "H".
Note: The M38514E6/M6 does not have this problem which is the SDA line remaining "L".

### 2.5 PWM

This paragraph explains the registers setting method and the notes relevant to the PWM.

### 2.5.1 Memory map

| $\begin{aligned} & 001 \mathrm{D}_{16} \\ & 001 \mathrm{E}_{16} \\ & 001 \mathrm{~F}_{16} \end{aligned}$ |  |
| :---: | :---: |
|  | PWM control register (PWMCON) |
|  | PWM prescaler (PREPWM) |
|  | PWM register (PWM) |
|  |  |

Fig. 2.5.1 Memory map of registers relevant to PWM

### 2.5.2 Related registers

PWM control register
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.5.2 Structure of PWM control register

### 2.5 PWM

## PWM prescaler

b7 b6 b5 b4 b3 b2 b1 b0


PWM prescaler (PREPWM) [Address : 1E 16]

| B | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Fig. 2.5.3 Structure of PWM prescaler

## PWM register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.5.4 Structure of PWM register

### 2.5.3 PWM output circuit application example

<Motor control>
Outline : The rotation speed of the motor is controlled by using PWM (pulse width modulation) output.
Figure 2.5.5 shows a connection diagram ; Figures 2.5 . 6 shows PWM output timing, and Figure 2.5.7 shows a setting of the related registers.


Fig. 2.5.5 Connection diagram
Specifications : • Motor is controlled by using the PWM output function of 8-bit resolution.

- Clock $f($ XIN $)=5.0 \mathrm{MHz}$
- "T", PWM cycle : $102 \mu \mathrm{~s}$
- "t", "H" level width of output pulse : $40 \mu \mathrm{~s}$ (Fixed speed) * A motor speed can be changed by modifying the " H " level width of output pulse.


Fig. 2.5.6 PWM output timing

### 2.5 PWM



Fig. 2.5.7 Setting of related registers

## <About PWM output>

1. Set the PWM function enable bit to " 1 ": The P44/PWM pin is used as the PWM pin.

The pulse beginning with "H" level pulse is output.
2. Set the PWM function enable bit to "0" : The P44/PWM pin is used as the port P44.

Thus, when fixing the output level, take the following procedure:
(1) Write an output value to bit 4 of the port P 4 register.
(2) Write "00010002" to the port P4 direction register.
3. After data is set to the PWM prescaler and the PWM register, the PWM waveforms corresponding to updated data will be output from the next repetitive cycle.


Fig. 2.5.8 PWM output

## APPLICATION

Control procedure : By setting the related registers as shown by Figure 2.5.7, PWM waveforms are output to the externals. This PWM output is integrated through the low pass filter, and that converted into DC signals is used for control of the motor.

Figure 2.5.9 shows control procedure.


- X : This bit is not used here.

Set it to " 0 " or " 1 " arbitrarily.

- "L" level output from P44/PWM pin
- Set the PWM period.
- Set the "H" level width of PWM.
- Select the PWM count source, and enable the PWM output.

Fig. 2.5.9 Control procedure

### 2.5.4 Notes on PWM

The PWM starts after the PWM enable bit is set to enable and "L" level is output from the PWM pin. The length of this "L" level output is as follows:
$\frac{n+1}{2 \cdot f\left(X_{\text {in }}\right)}$ sec. (Count source selection bit $=0$, where $n$ is the value set in the prescaler)
$\frac{n+1}{f\left(X_{i N}\right)} \quad$ sec. (Count source selection bit $=1$, where $n$ is the value set in the prescaler)

### 2.6 A-D converter

### 2.6 A-D converter

This paragraph explains the registers setting method and the notes relevant to the A-D converter.

### 2.6.1 Memory map



Fig. 2.6.1 Memory map of registers relevant to A-D converter

### 2.6.2 Relevant registers



Fig. 2.6.2 Structure of A-D control register

## A-D conversion register (high-order)

## b7 b6 b5 b4 b3 b2 b1 b0



Fig. 2.6.3 Structure of A-D conversion register (high-order)

A-D conversion register (low-order)
b7 b6 b5 b4 b3 b2 b1 b0
 A-D conversion register (low-order) (ADL) [Address : 35 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | The read-only register in which the A-D conversion's results are stored. | ? | $\bigcirc$ | $\times$ |
| 1 |  | ? | $\bigcirc$ | $\times$ |
| 2 | b7 < 8-bit read> b0 | ? | $\bigcirc$ | $\times$ |
| 3 | b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 | ? | $\bigcirc$ | $\times$ |
| 4 | < 10-bit read> | ? | $\bigcirc$ | $\times$ |
| 5 | b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 | ? | $\bigcirc$ | $\times$ |
| 6 |  | ? | 0 | $\times$ |
| 7 |  | ? | $\bigcirc$ | $\times$ |

Fig. 2.6.4 Structure of A-D conversion register(low-order)

## APPLICATION

### 2.6 A-D converter

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 2 (IREQ2) [Address : 3D 16]

| B | Name | Function | At reset | R | W |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | Timer 1 interrupt request bit | $0:$ No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 1 | Timer 2 interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 2 | Serial I/O receive interrupt <br> request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 3 | Serial I/O transmit interrupt <br> request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 4 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 5 | CNTR1 interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 6 | AD converter interrupt request <br> bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. <br> When this bit is read out, the value is "0". | 0 | 0 | $\times$ |  |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.6.5 Structure of Interrupt request register 2

Interrupt control register 2


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 1 | Timer 2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Serial I/O receive interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Serial I/O transmit interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 4 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 5 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 6 | AD converter interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Fix this bit to "0". |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.6.6 Structure of Interrupt control register 2

## APPLICATION

### 2.6 A-D converter

### 2.6.3 A-D converter application examples

(1) Conversion of analog input voltage

Outline : The analog input voltage input from a sensor is converted to digital values.

Figure 2.6 .7 shows a connection diagram, and Figure 2.6 .8 shows the relevant registers setting.


Fig. 2.6.7 Connection diagram

Specifications : •The analog input voltage input from a sensor is converted to digital values. - $\mathrm{P} 3_{0} / \mathrm{ANo}$ pin is used as an analog input pin.


A-D conversion register (high-order); (address 36 16)


Note: After bit 4 of ADCON is set to " 1 ", read out that contents.
When reading 10-bit data, read address 003616 before address 003516; when reading 8-bit data, read address 003516 only.

Fig. 2.6.8 Relevant registers setting

## APPLICATION

### 2.6 A-D converter

An analog input signal from a sensor is converted to the digital value according to the relevant registers setting shown by Figure 2.6.8. Figure 2.6 .9 shows the control procedure for 8 -bit read, and Figure 2.6.10 shows the control procedure for 10-bit read.


Fig. 2.6.9 Control procedure for 8-bit read


Fig. 2.6.10 Control procedure for 10-bit read

## APPLICATION

### 2.6 A-D converter

### 2.6.4 Notes on A-D converter

## (1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Further, be sure to verify the operation of application products on the user side.

- Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.
(2) A-D converter power source pin

Pins AVcc and AVss are A-D converter power source pins. Regardless of using the A-D conversion function or not, connect them as following :

- AVcc : Connect to the Vcc line
- AVss : Connect to the Vss line


## - Reason

If the AVcc and the AVss pin are opened, the microcomputer may have a failure because of noise or others. Also, if the AVcc pin is connected to the Vss pin, current flows from AVcc to Vss.
(3) Clock frequency during A-D conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- $\mathrm{f}(\mathrm{XIN})$ is 500 kHz or more
- Do not execute the STP instruction and WIT instruction


## APPLICATION

### 2.7 Reset

### 2.7 Reset

### 2.7.1 Connection example of reset IC



Fig. 2.7.1 Example of poweron reset circuit

Figure 2.7.2 shows the system example which switches to the RAM backup mode by detecting a drop of the system power source voltage with the INT interrupt.


Fig. 2.7.2 RAM backup system

## APPLICATION

### 2.7.2 Notes on RESET pin

## Connecting capacitor

In case where the $\overline{\text { RESET }}$ signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.


## - Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

## APPLICATION

2.7 Reset

MEMORANDUM

## CHAPTER

## APPENDIX

3.1 Electrical characteristics
3.2 Standard characteristics
3.3 Notes on use
3.4 Countermeasures against noise
3.5 List of registers
3.6 Mask ROM confirmation form
3.7 ROM programming confirmation form
3.8 Mark specification form
3.9 Package outline
3.10 Machine instructions
3.11 List of instruction codes
3.12 SFR memory map
3.13 Pin configurations

## APPENDIX

### 3.1 Electrical characteristics

### 3.1 Electrical characteristics

### 3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | $\begin{array}{\|l} \text { M38513E4/M4 } \\ \text { M38514E6 } \\ \hline \text { M38514M6 } \\ \hline \end{array}$ <br> All voltages are based on Vss. Output transistors are cut off. | -0.3 to 7.0 | V |
|  |  |  | -0.3 to 6.5 |  |
| VI | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20, \mathrm{P} 21$, <br>  $\mathrm{P} 24-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 34, \mathrm{P} 40-\mathrm{P} 44$, <br>  VREF |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage P22, P23 |  | -0.3 to 5.8 | V |
| VI | Input voltage $\overline{\text { RESET, XIN }}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVSS |  | -0.3 to 13 | V |
| Vo | Output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20, \mathrm{P} 21$, $\mathrm{P} 24-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 34, \mathrm{P} 40-\mathrm{P} 44$, X 0 T |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage P22, P23 |  | -0.3 to 5.8 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

### 3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions (1)
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (At 8 MHz ) |  | 4.0 | 5.0 | 5.5 | V |
|  | Power source voltage (At 4 MHz ) |  | 2.7 | 5.0 | 5.5 |  |
| Vss | Power source voltage |  |  | 0 |  | V |
| VREF | A-D convert reference voltage |  | 2.0 |  | Vcc | V |
| AVSS | Analog power source voltage |  |  | 0 |  | V |
| VIA | Analog input voltage | AN0-AN4 | AVss |  | Vcc | V |
| VIH | "H" input voltage | P00-P07, P10-P17, P20-P27, P30-P34, P40-P44 | 0.8 Vcc |  | Vcc | V |
| VIH | " H " input voltage (when $\mathrm{I}^{2} \mathrm{C}$-BUS input level is selected)SDA1, SCL1 |  | 0.7Vcc |  | 5.8 | V |
| VIH | " H " input voltage (when $\mathrm{I}^{2} \mathrm{C}$-BUS input level is selected) Sda2, Scl2 |  | 0.7 Vcc |  | Vcc | V |
| VIH | " H " input voltage (when SMBUS input level is selected) SdA1, Scl1 |  | 1.4 |  | 5.8 | V |
| VIH | " H " input voltage (when SMBUS input level is selected)SDA2, ScL2 |  | 1.4 |  | Vcc | V |
| VIH | "H" input voltage | RESET, Xin, CNVss | 0.8 Vcc |  | Vcc | V |
| VIL | "L" input voltage | P00-P07, P10-P17, P20-P27, P30-P34, P40-P44 | 0 |  | 0.2Vcc | V |
| VIL | "L" input voltage (when $\mathrm{I}^{2} \mathrm{C}$-BUS | input level is selected) SDA1, SDA2, ScL1, ScL2 | 0 |  | 0.3Vcc | V |
| VIL | "L" input voltage (when SMBUS | input level is selected) SdA1, SdA2, SCL1, Scl2 | 0 |  | 0.6 | V |
| VIL | "L" input voltage | RESET, CNVss | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage | XIN | 0 |  | 0.16 Vcc | V |
| ElOH(peak) | "H" total peak output current | P00-P07, P10-P17, P30-P34 (Note) |  |  | -80 | mA |
| $\Sigma \mathrm{IOH}$ (peak) | "H" total peak output current | P20, P21, P24-P27, P40-P44 (Note) |  |  | -80 | mA |
| ᄃlOL(peak) | "L" total peak output current (Note) | $\begin{array}{\|l} \hline \text { P00-P07, P10-P12, P30-P34 (M38513E4/M4) } \\ \hline \text { P00-P07, P30-P34 (M38514E6/M6) } \end{array}$ |  |  | 80 | mA |
| ミIOL(peak) | "L" total peak output current (Note) | P13-P17 (M38513E4/M4) |  |  | 80 | mA |
|  |  | P10-P17 (M38514E6/M6) |  |  | 120 | mA |
| इIOL(peak) | "L" total peak output current | P20-P27, P40-P44 (Note) |  |  | 80 | mA |
| EIOH(avg) | "H" total average output current | P00-P07, P10-P17, P30-P34 (Note) |  |  | -40 | mA |
| EIOH(avg) | "H" total average output current | P20, P21, P24-P27, P40-P44 (Note) |  |  | -40 | mA |
| ElOL(avg) | "L" total average output current (Note) | P00-P07, P10-P12, P30-P34 (M38513E4/M4) <br> P00-P07, P30-P34 (M38514E6/M6) <br> P1 |  |  | 40 | mA |
| ElOL(avg) | " L " total average output current (Note) | P13-P17 (M38513E4/M4) |  |  | 40 | mA |
|  |  | P10-P17 (M38514E6/M6) |  |  | 60 | mA |
| EloL(avg) | "L" total average output current | P20-P27,P40-P44 (Note) |  |  | 40 | mA |

Note : The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.

## APPENDIX

### 3.1 Electrical characteristics

Table 3.1.3 Recommended operating conditions (2)
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| ІОН(peak) | " H " peak output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20, P21, P24-P27, P30-P34, } \\ & \text { P40-P44 (Note 1) } \end{aligned}$ |  |  | -10 | mA |
| IOL(peak) | "L" peak output current (Note 1) | $\begin{aligned} & \hline \begin{array}{l} \text { P00-P07, P10-P12, P20-P27, P30-P34, P40-P44 } \\ \text { (M38513E4/M4) } \end{array} \\ & \hline \end{aligned}$ |  |  | 10 | mA |
|  |  | P00-P07, P20-P27, P30-P34, P40-P44 (M38514E6/M6) |  |  |  |  |
| IOL(peak) | "L" peak output current (Note 1) | P13-P17 (M38513E4/M4) |  |  | 20 | mA |
|  |  | P10-P17 (M38514E6/M6) |  |  |  |  |
| IOH(avg) | "H" average output current | $\begin{aligned} & \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20, \mathrm{P} 21, \mathrm{P} 24-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 34, \\ & \mathrm{P} 40-\mathrm{P} 44 \text { (Note 2) } \end{aligned}$ |  |  | -5 | mA |
| IOL(avg) | "L" average output current (Note 2) | $\begin{array}{\|l} \hline \begin{array}{l} \text { P00-P07, P10-P12, P20-P27, P30-P34, P40-P44 } \\ \text { (M38513E4/M4) } \end{array} \\ \hline \end{array}$ |  |  | 5 | mA |
|  |  | P00-P07, P20-P27, P30-P34, P40-P44 (M38514E6/M6) |  |  |  |  |
| IOL(avg) | "L" peak output current (Note 2) | P13-P17 (M38513E4/M4) |  |  | 15 | mA |
|  |  | P10-P17 (M38514E6/M6) |  |  |  |  |
| f(XIN) | Internal clock oscillation frequency (VcC $=4.0$ to 5.5 V ) (Note 3) |  |  |  | 8 | MHz |
| f(XIN) | Internal clock oscillation frequency (VcC = 2.7 to 5.5V) (Note 3) |  |  |  | 4 | MHz |

Notes 1: The peak output current is the peak current flowing in each port.
2: The average output current loL(avg), IOH(avg) are average value measured over 100 ms .
3: When the oscillation frequency has a duty cycle of $50 \%$.

### 3.1.3 Electrical characteristics

Table 3.1.4 Electrical characteristics (1)
(Vcc = 2.7 to $5.5 \mathrm{~V}, \mathrm{VsS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage$\begin{aligned} & \text { P00-P07, P10-P17, P20, P21, } \\ & \text { P24-P27, P30-P34, P40-P44 } \\ & \text { (Note) } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{IOH}=-10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \end{aligned}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.7-5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| Vol | $\begin{aligned} & \text { "L" output voltage } \\ & \text { P00-P07, P10-P12, P20-P27 } \\ & \text { P30-P34, P40-P44 } \\ & \text { (M38513E4/M4) } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{lOL}=1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.7-5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| VOL | "L" output voltage$\begin{aligned} & \text { P00-P07, P20-P27, P30-P34, } \\ & \text { P40-P44 (M38514E6/M6) } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \hline \mathrm{OL}=1.0 \mathrm{~mA} \\ & \mathrm{VCc}=2.7-5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| VoL | "L" output voltage P13-P17 (M38513E4/M4) | $\begin{aligned} & \mathrm{IOL}=20 \mathrm{~mA} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=2.7-5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| Vol | "L" output voltage <br> P10-P17 (M38514E6/M6) | $\begin{aligned} & \mathrm{IOL}=20 \mathrm{~mA} \\ & \mathrm{VCC}=4.0-5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \hline \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=2.7-5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| $\mathrm{V}_{\text {+ }}+\mathrm{V}^{\text {T- }}$ | Hysteresis <br> CNTRo, CNTR1, INT0-INT3 |  |  | 0.4 |  | V |
| $\mathrm{V}_{\text {+ }}+\mathrm{V}^{\text {T- }}$ | Hysteresis <br> RxD, Sclk, Sda1, Sda2, Scl1, Scl2 |  |  | 0.5 |  | V |
| $\mathrm{V}^{+}+\mathrm{V}^{\text {- }}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | " H " input current $\begin{aligned} & \mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20, \mathrm{P} 21, \\ & \mathrm{P} 24-\mathrm{P} 27, \mathrm{P} 30-\mathrm{P} 34, \mathrm{P} 40-\mathrm{P} 44 \end{aligned}$ | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, CNVss | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4 |  | $\mu \mathrm{A}$ |
| IIL | $\begin{aligned} & \text { "L" input current } \\ & \text { P00-P07, P10-P17, P20-P27 } \\ & \text { P30-P34, P40-P44 } \end{aligned}$ | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current $\overline{R E S E T}, \mathrm{CNV}$ S | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4 |  | $\mu \mathrm{A}$ |
| Vram | RAM hold voltage | When clock stopped | 2.0 |  | 5.5 | V |

Note: P25 is measured when the P25/TxD P-channel output disable bit of the UART control register (bit 4 of address 001 B16) is " 0 ".

### 3.1 Electrical characteristics

Table 3.1.5 Electrical characteristics (2)
(Vcc = 2.7 to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power source current | High-speed mode$\begin{aligned} & f(\mathrm{XIN})=8 \mathrm{MHz} \\ & f(\mathrm{XCIN})=32.768 \mathrm{kHz} \end{aligned}$Output transistors "off" |  |  | 6.8 | 13 | mA |
|  |  | High-speed mode <br> $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ <br> Output transistors "off" |  |  | 1.6 |  | mA |
|  |  | Low-speed mode $\mathrm{f}(\mathrm{XIN})=$ stopped $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ Output transistors "off" |  |  | 60 | 200 | $\mu \mathrm{A}$ |
|  |  | Low-speed mode f(XIN) = stopped $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) Output transistors "off" |  |  | 20 | 40 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Low-speed mode }(\mathrm{VCC}=3 \mathrm{~V}) \\ & \mathrm{f}(\mathrm{XIN})=\text { stopped } \\ & \mathrm{f}(\mathrm{XcIN})=32.768 \mathrm{kHz} \\ & \text { Output transistors "off" } \\ & \hline \end{aligned}$ |  |  | 20 | 55 | $\mu \mathrm{A}$ |
|  |  | Low-speed mode (Vcc = 3 V ) <br> f(XIN) = stopped <br> $\mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (in WIT state) <br> Output transistors "off" |  |  | 5.0 | 10.0 | $\mu \mathrm{A}$ |
|  |  | Middle-speed mode $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ <br> $\mathrm{f}(\mathrm{XCIN})=$ stopped <br> Output transistors "off" |  |  | 4.0 | 7.0 | mA |
|  |  | Middle-speed mode <br> $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state) <br> $\mathrm{f}($ XCIN $)=$ stopped <br> Output transistors "off" |  |  | 1.5 |  | mA |
|  |  | Increment when A-D conversion is executed$f(X \mathrm{IN})=8 \mathrm{MHz}$ |  |  | 800 |  | $\mu \mathrm{A}$ |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |

### 3.1.4 A-D converter characteristics

Table 3.1.6 A-D converter characteristics
(Vcc = 2.7 to 5.5 V , Vss = AVss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 10 | bit |
| - | Absolute accuracy (excluding quantization error) |  |  |  | $\pm 4$ | LSB |
| tCONV | Conversion time | High-speed mode, Middle-speed mode |  |  | 61 | tc ( $\phi$ ) |
|  |  | Low-speed mode (Note) |  | 40 |  | $\mu \mathrm{s}$ |
| RLADDER | Ladder resistor |  |  | 35 |  | k $\Omega$ |
| IVREF | Reference power source input current | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
| II(AD) | A-D port input current |  |  | 0.5 | 5.0 | $\mu \mathrm{A}$ |

Note: Only M38514E6/M6 can operate the A-D conversion at low-speed mode.

### 3.1.5 Timing requirements

Table 3.1.7 Timing requirements (1)
( $\mathrm{Vcc}=4.0$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\mathrm{RESET}})$ | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 125 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 50 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 50 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 200 |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1, INT0-INT3 input "H" pulse width | 80 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1, INT0-INT3 input "L" pulse width | 80 |  |  | ns |
| tc(SCLK) | Serial I/O clock input cycle time (Note) | 800 |  |  | ns |
| twh(SCLK) | Serial I/O clock input "H" pulse width (Note) | 370 |  |  | ns |
| tWL(ScLK) | Serial I/O clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input setup time | 220 |  |  | ns |
| th(Sclk-RxD) | Serial I/O input hold time | 100 |  |  | ns |

Note : When $f($ XIN $)=8 \mathrm{MHz}$ and bit 6 of address 001A16 is " 1 " (clock synchronous).
Divide this value by four when $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001 A 16 is " 0 " (UART).

Table 3.1.8 Timing requirements (2)
(Vcc = 2.7 to 5.0 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 250 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 100 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 100 |  |  | ns |
| tc(CNTR) | CNTR0, CNTR1 input cycle time | 500 |  |  | ns |
| twh(CNTR) | CNTR0, CNTR1, INT0-INT3 input "H" pulse width | 230 |  |  | ns |
| twL(CNTR) | CNTR0, CNTR1, INT0-INT3 input "L" pulse width | 230 |  |  | ns |
| tc(SCLK) | Serial I/O clock input cycle time (Note) | 2000 |  |  | ns |
| twh(SCLK) | Serial I/O clock input "H" pulse width (Note) | 950 |  |  | ns |
| tWL(SCLK) | Serial I/O clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD-ScLK) | Serial I/O input setup time | 400 |  |  | ns |
| th(SCLK-RxD) | Serial I/O input hold time | 200 |  |  | ns |

[^1]
## APPENDIX

### 3.1 Electrical characteristics

### 3.1.6 Switching characteristics

Table 3.1.9 Switching characteristics (1)
( $\mathrm{Vcc}=4.0$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| twh (SCLK) | Serial I/O clock output "H" pulse width | Fig. 3.1.1 | tc(ScLK)/2-30 |  |  | ns |
| tWL (SCLK) | Serial I/O clock output "L" pulse width |  | tc(ScLK)/2-30 |  |  | ns |
| td (ScLK-TxD) | Serial I/O output delay time (Note 1) |  |  |  | 140 | ns |
| tv (SCLK-TxD) | Serial I/O output valid time (Note 1) |  | -30 |  |  | ns |
| tr (ScLK) | Serial I/O clock output rising time |  |  |  | 30 | ns |
| tf (SCLK) | Serial I/O clock output falling time |  |  |  | 30 | ns |
| tr (CMOS) | CMOS output rising time (Note 2) |  |  | 10 | 30 | ns |
| tf (CMOS) | CMOS output falling time (Note 2) |  |  | 10 | 30 | ns |

Notes 1: For twh(Sclk), twL(Sclk), when the P25/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: The Xout pin is excluded.

Table 3.1.10 Switching characteristics (2)
(Vcc = 2.7 to 4.0 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tWH (SCLK) | Serial I/O clock output "H" pulse width | Fig. 3.1.1 | tc(SCLK)/2-50 |  |  | ns |
| tWL (SCLK) | Serial I/O clock output "L" pulse width |  | tc(SCLK)/2-50 |  |  | ns |
| td (ScLK-TxD) | Serial I/O output delay time (Note 1) |  |  |  | 350 | ns |
| tv (SCLK-TxD) | Serial I/O output valid time (Note 1) |  | -30 |  |  | ns |
| tr (SCLK) | Serial I/O clock output rising time |  |  |  | 50 | ns |
| tf (SCLK) | Serial I/O clock output falling time |  |  |  | 50 | ns |
| tr (CMOS) | CMOS output rising time (Note 2) |  |  | 20 | 50 | ns |
| tf (CMOS) | CMOS output falling time (Note 2) |  |  | 20 | 50 | ns |

Notes 1: For twh(SCLK), twL(ScLK), when the P25/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ". 2: The Xout pin is excluded.


Fig. 3.1.1 Circuit for measuring output switching characteristics (1)


Fig. 3.1.2 Circuit for measuring output switching characteristics (2)

## APPENDIX

### 3.1 Electrical characteristics



Fig. 3.1.3 Timing diagram

### 3.1.7 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS bus line characteristics

Table 3.1.11 Multi-master $I^{2} \mathrm{C}$-BUS bus line characteristics

| Symbol | Parameter | Standard clock mode |  | High-speed clock mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tBuF | Bus free time | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| thd; STA | Hold time for START condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tLow | Hold time for ScL clock = "0" | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| tR | Rising time of both SCL and SDA signals |  | 1000 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| thD; DAT | Data hold time | 0 |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| tHIGH | Hold time for ScL clock = "1" | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tF | Falling time of both SCL and SDA signals |  | 300 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| tSU;DAT | Data setup time | 250 |  | 100 |  | ns |
| tSU;STA | Setup time for repeated START condition | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tSU;STO | Setup time for STOP condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |

Note: $\mathrm{Cb}=$ total capacitance of 1 bus line


Fig. 3.1.4 Timing diagram of multi-master $I^{2} C$-BUS

## APPENDIX

### 3.2 Standard characteristics

### 3.2 Standard characteristics

### 3.2.1 Power source current characteristic examples

Figures 3.2.1, Figures 3.2.2, Figures 3.2.3, Figures 3.2.3, Figures 3.2.4 and Figures 3.2 .5 show power source current characteristic examples.
[Measuring condition : $25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{X}$ IN $)=8 \mathrm{MHz}$, in high-speed mode]
Power source current


Fig. 3.2.1 Power source current characteristic examples ( $f\left(X_{i n}\right)=8 \mathrm{MHz}$, in high-speed mode)
[Measuring condition : $25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{X} \operatorname{IN})=8 \mathrm{MHz}$, in middle-speed mode]


Fig. 3.2.2 Power source current characteristic examples ( $f\left(X_{I N}\right)=8 \mathrm{MHz}$, in middle-speed mode)
[Measuring condition : $25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$, in high-speed mode]


Fig. 3.2.3 Power source current characteristic examples ( $f\left(X_{ı N}\right)=4 M H z$, in high-speed mode)
[Measuring condition : $25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{X} \operatorname{IN})=4 \mathrm{MHz}$, in middle-speed mode]


Fig. 3.2.4 Power source current characteristic examples ( $f\left(X_{\text {IN }}\right)=4 \mathrm{MHz}$, in middle-speed mode)

## APPENDIX

### 3.2 Standard characteristics

[Measuring condition : $25^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{X} \mathrm{CIN})=32 \mathrm{KHz}$, in low-speed mode]


Fig. 3.2.5 Power source current characteristic examples ( $f\left(X_{c ı n}\right)=32 K H z$, in low-speed mode)

### 3.2.2 Port standard characteristic examples

Figures 3.2.6, Figures 3.2.7, Figures 3.2.8 and Figures 3.2 .9 show port standard characteristic examples.

Port P20 Іон-Voн characteristic (P-channel drive)
(Pins with same characteristic : P0,P1,P2 1,P24-P27,P3,P4)


Fig. 3.2.6 Standard characteristic examples of CMOS output port at P-channel drive

Port P20 lol-Vol characteristic (N-channel drive)
(Pins with same characteristic : P0,P1,P2 1,P24-P27,P3,P4)


Fig. 3.2.7 Standard characteristic examples of CMOS output port at N-channel drive

## APPENDIX

### 3.2 Standard characteristics

Port P22 Iol-Vol characteristic (N-channel drive)
( N -channel open-drain output: Pins with same characteristic : P2 3)


Fig. 3.2.8 Standard characteristic examples of $\mathbf{N}$-channel open-drain output port at $\mathbf{N}$-channel drive

Port P13 Iol-Vol characteristic (N-channel drive)
(Large current output port: Pins with same characteristic: P14-P17 for M38513E4/M4; P1 0-P12 and P14-P17 for M38514E6/M6)


Fig. 3.2.9 Standard characteristic examples of CMOS large current output port at N -channel drive

### 3.2.3 A-D conversion standard characteristics

Figure 3.2 .10 shows the A-D conversion standard characteristics.
The lower-side line on the graph indicates the absolute precision error. It represents the deviation from the ideal value. For example, the conversion of output code from 0 to 1 occurs ideally at the point of $A N_{0}=$ 2.5 mV , but the measured value is -4 mV . Accordingly, the measured point of conversion is represented as " $2.5-4=-1.5 \mathrm{mV}$."
The upper-side line on the graph indicates the width of input voltages equivalent to output codes. For example, the measured width of the input voltage for output code 96 is 5 mV , so the differential nonlinear error is represented as " $5-5=0 \mathrm{mV}$ " ( 0 LSB).

3851 grup A-D CONVERTER ERROR \& STEP WIDTH MEASUREMENT





Fig. 3.2.10 A-D conversion standard characteristics

## APPENDIX

### 3.3 Notes on use

### 3.3 Notes on use

### 3.3.1 Notes on interrupts

(1) Setting of interrupt request bit and interrupt enable bit

To set an interrupt request bit and an interrupt enable bit for interrupts, execute as the following sequence :
(1) Clear an interrupt request bit to "0" (no interrupt request issued).
(2) Set an interrupt enable bit to "1" (interrupts enabled).

## - Reason

If the above setting (1), (2) are performed simultaneously with one instruction, an unnecessary interrupt processing routine is executed. Because an interrupt enable bit is set to " 1 " (interrupts enabled) before an interrupt request bit is cleared to " 0 ".
(2) Switching external interrupt detection edge

When switching the external interrupt detection edge, switch it as the following sequence.


Fig. 3.3.1 Sequence of switch the detection edge
Reason
The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.
(3) Check of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to " 0 " by using a data transfer instruction, execute one or more instructions before executing the BBC or BBS instruction.

Clear the interrupt request bit to "0" (no interrupt issued)

| NOP (one or more instructions) |
| :---: |
| $\downarrow$ |
| Execute the BBC or BBS instruction |

Data transfer instruction:
LDM, LDA, STA, STX, and STY instructions

- Reason

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to " 0 ", the value of the interrupt request bit before being cleared to " 0 " is read.

Fig. 3.3.2 Sequence of check of interrupt request bit

### 3.3.2 Notes on timer

- If a value n (between 0 and 255 ) is written to a timer latch, the frequency division ratio is $1 /(\mathrm{n}+1)$.
- When switching the count source by the timer $12, \mathrm{X}$ and Y count source selection bit, the value of timer count is altered in unconsiderable amount owing to generating of a thin pulses in the count input signals.
Therefore, select the timer count source before set the value to the prescaler and the timer.


### 3.3.3 Notes on serial I/O

## (1) Notes when selecting clock synchronous serial I/O

## (1) Stop of transmission operation

Clear the serial I/O enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, Sclk, and $\overline{\text { SRDY }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

## (2) Stop of receive operation

Clear the receive enable bit to " 0 " (receive disabled), or clear the serial I/O enable bit to " 0 " (serial I/O disabled).
(3) Stop of transmit/receive operation

Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled) at the same time.
(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O enable bit to "0" (serial I/O disabled) (refer to (1) (1)).

## APPENDIX

### 3.3 Notes on use

(2) Notes when selecting clock asynchronous serial I/O
(1) Stop of transmission operation

Clear the transmit enable bit to "0" (transmit disabled).

- Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, ScLK, and $\overline{\text { SRDY }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

## Stop of receive operation

Clear the receive enable bit to "0" (receive disabled).

## (3) Stop of transmit/receive operation

## Only transmission operation is stopped.

Clear the transmit enable bit to " 0 " (transmit disabled).

- Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD, RxD, SclK, and SRDY function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD pin and an operation failure occurs.

## Only receive operation is stopped.

Clear the receive enable bit to " 0 " (receive disabled).
(3) $\overline{\text { SRDY }}$ output of reception side

When signals are output from the SRDY pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY output enable bit, and the transmit enable bit to " 1 " (transmit enabled).
(4) Setting serial I/O control register again

Set the serial I/O control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."


Fig. 3.3.3 Sequence of setting serial I/O control register again
(5) Data transmission control with referring to transmit shift register completion flag

The transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.
(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at " H " of the SCLK input level. Also, write the transmit data to the transmit buffer register (serial I/O shift register) at " H " of the ScLK input level.
(7) Transmit interrupt request when transmit enable bit is set

The transmission interrupt request bit is set and the interruption request is generated even when selecting timing that either of the following flags is set to " 1 " as timing where the transmission interruption is generated.

- Transmit buffer empty flag is set to "1"
- Transmit shift register completion flag is set to "1"

Therefore, when the transmit interrupt is used, set the transmit interrupt enable bit to transmit enabled as the following sequence.
(1) Transmit enable bit is set to "1"
(2) Transmit interrupt request bit is set to "0"

## - Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register completion flag are set to " 1 ".

### 3.3.4 Notes on multi-master $I^{2} C$-BUS interface

## (1) Read-modify-write instruction

Each register of the multi-master $I^{2} \mathrm{C}$-BUS interface has bits to change by hardware. The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface are described below.
(1) $I^{2} C$ data shift register (SO: address $002 \mathrm{~B}_{16}$ )

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.
(2) $I^{2} \mathrm{C}$ address register (SOD: address 002C ${ }_{16}$ )

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended.

- Reason

It is because hardware changes the read/write bit (RBW) at detecting the STOP condition.
(3) $I^{2} C$ status register ( $\mathrm{S} 1:$ address $002 \mathrm{D}_{16}$ )

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.
(4) $I^{2} C$ control register (S1D: address 002E ${ }_{16}$ )

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended.

## - Reason

Because hardware changes the bit counter (BC0 to BC2).
(5) $I^{2} \mathrm{C}$ clock control register (S2: address 002F $\mathrm{F}_{16}$ )

The read-modify-write instruction can be executed for this register.
(6) $I^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 003016)

The read-modify-write instruction can be executed for this register.

## APPENDIX

### 3.3 Notes on use

(2) START condition generating procedure using multi-master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (5).

LDA \#SLADR (Taking out of slave address value)
SEI
(Interrupt disabled)
BBS 5, S1, BUSBUSY (BB flag confirming and branch process)
BUSFREE
STA S0
LDM \#\$F0, S1
CLI

BUSBUSY:
CLI
$\vdots$
(Writing of slave address value)
(Trigger of START condition generating)
:
(Interrupt enabled)

Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirming and branch process
(3) Use "STA, STX" or "STY" of the zero page addressing instruction for writing the slave address value to the $I^{2} \mathrm{C}$ data shift register ( S 0 : address 002 $\mathrm{B}_{16}$ ).
(4) Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
(5) Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating
(3) RESTART condition generating procedure in master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (4). Execute the following procedure when the PIN bit is " 0 ".

| LDM \#\$00, S1 | (Select slave receive mode) |
| :--- | :--- |
| LDA \#SLADR | (Taking out of slave address value) |
| SEI | (Interrupt disabled) |
| STA S0 | (Writing of slave address value) |
| LDM \#\$F0, S1 | (Trigger of RESTART condition generating) |
| CLI | (Interrupt enabled) |

(2) Select the slave receive mode when the PIN bit is " 0 ". Do not write " 1 " to the PIN bit. Neither " 0 " nor " 1 " is specified for the writing to the BB bit. The TRX bit becomes " 0 " and the SDA pin is released.
(3) The SCL pin is released by writing the slave address value to the $1^{2} \mathrm{C}$ data shift register.
(4) Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating
(4) Writing to $\mathrm{I}^{2} \mathrm{C}$ status register

Do not execute an instruction to set the PIN bit to " 1 " from " 0 " and an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ". It is because it may become the same as above.
(5) STOP condition generating procedure in master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (5).

| SEI | (Interrupt disabled) |
| :--- | :--- |
| LDM \#\$C0, S1 | (Select master transmit mode) |
| NOP | (Set NOP) |
| LDM \#\$D0, S1 | (Trigger of STOP condition generating) |
| CLI | (Interrupt enabled) |
| $\vdots$ |  |

(2) When setting the master transmit mode, write " 0 " to the PIN bit.
(3) Execute the NOP instruction after the master transmit mode is set. In addition, set the STOP condition to be triggered within 10 machine cycles after the master transmit mode has been set.
(4) Make sure all interrupts are disabled during the term from when the master transmit mode is set until the triggering process, which generates the STOP condition, is complete.
(5) The above procedure is only applicable to the M38513E4.
(6) Process of after STOP condition generating

Do not write data in the $I^{2} \mathrm{C}$ data shift register S 0 and the $I^{2} \mathrm{C}$ status register S 1 until the bus busy flag BB becomes " 0 " after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.

## (7) STOP condition input at 7th clock pulse

In the slave mode, the STOP condition is input at the 7th clock pulse while receiving a slave address or data. As the clock pulse is continuously input, the SDA line may be held at LOW even if flag BB is set to "0".

## Countermeasure:

Write dummy data to the $I^{2} \mathrm{C}$ shift register or reset the ES0 bit in the S1D register (ES0 = "L" $\rightarrow$ $E S 0=$ "H") during a stop condition interrupt routine with flag PIN = "1".
Notes 1: Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is set to " 0 ", it becomes a general-purpose port ; so that the port must be set to input mode or "H".
2: The M38514E6/M6 does not have this problem which is the SDA line remaining "L".
(8) ESO bit switch

In standard clock mode when $\mathrm{SSC}=" 00010_{2}$ " or in high-speed clock mode, flag BB may switch to " 1 " if ESO bit is set to " 1 " when SDA is " L ".

## Countermeasure:

Set ES0 to "1" when SDA is "H".

## APPENDIX

### 3.3 Notes on use

### 3.3.5 Notes on A-D converter

(1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Further, be sure to verify the operation of application products on the user side.

## - Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A-D conversion precision to be worse.
(2) A-D converter power source pin

Pins AVcc and AVss are A-D converter power source pins. Regardless of using the A-D conversion function or not, connect them as following :

- AVcc: Connect to the Vcc line
- AVss : Connect to the Vss line


## - Reason

If the AVcc and the AVSS pin are opened, the microcomputer may have a failure because of noise or others. Also, if the AVcc pin is connected to the Vss pin, current flows from AVcc to Vss.
(3) Clock frequency during $A-D$ conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A-D conversion.

- $\mathrm{f}(\mathrm{XIN})$ is 500 kHz or more
- Do not execute the STP instruction and WIT instruction


### 3.3.6 Notes on watchdog timer

- The watchdog timer continues counting even while waiting for the stop release. Make sure the watchdog timer does not underflow during this term.
- Once the STP instruction inhibit bit of the watchdog timer control register is set to "1", the bit can not be reprogrammed to " 0 ".


### 3.3.7 Notes on RESET pin

(1) Connecting capacitor

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.


## - Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

### 3.3.8 Notes on input and output pins

## (1) Notes in stand-by state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined", especially for I/O ports of the P-channel and the N -channel open-drain.
Pull-up (connect the port to VCc) or pull-down (connect the port to Vss) these ports through a resistor.
When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up or pull-down resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external


## - Reason

Even when setting as an output port with its direction register, in the following state :

- P-channel......when the content of the port latch is "0"
- N-channel......when the content of the port latch is "1"
the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.
Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.
${ }^{* 1}$ stand-by state : the stop mode by executing the STP instruction the wait mode by executing the WIT instruction
(2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

## - Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

- As for a bit which is set for an input port : The pin state is read in the CPU, and is written to this bit after bit managing.
- As for a bit which is set for an output port : The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.

Note the following :

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.
*2 bit managing instructions: SEB, and CLB instructions


## APPENDIX

### 3.3 Notes on use

### 3.3.9 Notes on low-speed operation mode

(1) Using sub-clock

To use a sub-clock, fix the bit 3 of the CPU mode register to " 1 " (XCOUT drive capacity is "High") and control the Rd (refer to Figure 3.3.4) resistance value to a certain level to stabilize an oscillation. For resistance value of Rd, consult the oscillator manufacturer.


Fig. 3.3.4 Ceramic resonator circuit

## - Reason

When the bit 3 of CPU mode register is set to " 0 ", the sub-clock oscillation may stop.

### 3.3.10 Notes on restarting oscillation

(1) Restarting oscillation

Usually, when the MCU stops the clock oscillation by STP instruction and the STP instruction has been released by an external interrupt source, the fixed values of Timer 1 and Prescaler 12 (Timer $1=01_{16}$, Prescaler $12=\mathrm{FF}_{16}$ ) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by writing " 1 " to bit 0 of MISRG (address 003816).
However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.

## Reason

Oscillation will restart when an external interrupt is received. However, internal clock phi is supplied to the CPU only when Timer 1 starts to underflow. This ensures time for the clock oscillation using the ceramic resonators to be stabilized.

### 3.3.11 Notes on programming

## (1) Processor status register

(1) Initializing of processor status register

Flags which affect program execution must be initialized after a reset.
In particular, it is essential to initialize the $T$ and $D$ flags because they have an important effect
on calculations.

- Reason

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is " 1 ".


Fig. 3.3.5 Initialization of processor status register
(2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of $(S+1)$. If necessary, execute the PLP instruction to return the PS to its original status.
A NOP instruction should be executed after every PLP instruction.


Fig. 3.3.6 Sequence of PLP instruction execution


Fig. 3.3.7 Stack memory contents after PHP instruction execution

## APPENDIX

### 3.3 Notes on use

(2) BRK instruction
(1) Detection of interrupt source

It can be detected that the BRK instruction interrupt event or the least priority interrupt event by referring the stored B flag state. Refer to the stored B flag state in the interrupt routine.


Fig. 3.3.8 Interrupt routine
(2) Interrupt priority level

When the BRK instruction is executed with the following conditions satisfied, the interrupt execution is started from the address of interrupt vector which has the highest priority.

- Interrupt request bit and interrupt enable bit are set to " 1 ".
- Interrupt disable flag (I) is set to "1" to disable interrupt.
(3) Decimal calculations
(1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

Notes on status flag in decimal mode
When decimal mode is selected, the values of three of the flags in the status register (the $\mathrm{N}, \mathrm{V}$, and $Z$ flags) are invalid after a ADC or SBC instruction is executed.
The carry flag ( C ) is set to " 1 " if a carry is generated as a result of the calculation, or is cleared to " 0 " if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to "0" before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.


Fig. 3.3.9 Status flag at decimal calculations

## (4) JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.

## APPENDIX

### 3.3.12 Programming and test of built-in PROM version

As for in the One Time PROM version (shipped in blank) and the built-in EPROM version, their built-in PROM can be read or programmed with a general-purpose PROM programmer using a special programming adapter.
The built-in EPROM version is available only for program development and on-chip program evaluation. The programming test and screening for PROM of the One Time PROM version (shipped in blank) are not performed in the assembly process and the following processes. To ensure reliability after programming, performing programming and test according to the Figure 3.3 .10 before actual use are recommended.


Caution: The screening temperature is far higher than the storage temperature. Never expose to $150{ }^{\circ} \mathrm{C}$ exceeding 100 hours.

Fig. 3.3.10 Programming and testing of One Time PROM version

### 3.3.13 Notes on built-in PROM version

## (1) Programming adapter

Use a special programming adapter shown in Table 3.3.2 and a general-purpose PROM programmer when reading from or programming to the built-in PROM in the built-in PROM version.

Table 3.3.1 Programming adapters

| Microcomputer | Programming adapter |
| :--- | :---: |
| M38513E4SS | PCA4738S-42A |
| M38514E6SS |  |
| M38513E4SP (One Time PROM version shipped in blank) |  |
| M38514E6SP (One Time PROM version shipped in blank) |  |
| M38513E4FP (One Time PROM version shipped in blank) | PCA4738F-42A |
| M38514E6FP (One Time PROM version shipped in blank) |  |

## APPENDIX

### 3.3 Notes on use

(2) Programming/reading

In PROM mode, operation is the same as that of the M5M27C101AK, but programming conditions of PROM programmer are not set automatically because there are no internal device ID codes.
Accurately set the following conditions for data programming/reading. Take care not to apply 21 V to VPP pin (is also used as the CNVSS pin), or the product may be permanently damaged.

- Programming voltage: 12.5 V
- Setting of PROM programmer switch: refer to Table 3.3.3.

Table 3.3.2 PROM programmer address setting

| Product name format | PROM programmer <br> start address | PROM programmer <br> end address |
| :--- | :---: | :---: |
| M38513E4SS | Address 0C08016 (Note 1) | Address 0FFFD16 (Note 1) |
| M38513E4SP |  |  |
| M38513E4FP | Address 0A08016 (Note 2) | Address 0FFFD16 (Note 2) |
| M38514E6SS |  |  |
| M38514E6SP |  |  |

Notes 1: Addresses C08016 to FFFD16 in the built-in PROM corresponds to addresses 0C08016 to 0FFFD16 in the PROM programmer.
2: Addresses A08016 to FFFD16 in the built-in PROM corresponds to addresses 0A08016 to 0FFFD16 in the PROM programmer.

## (3) Erasing

Contents of the windowed EPROM are erased through an ultraviolet light source of the wavelength 2537 Ångstrom. At least $15 \mathrm{~W} \cdot \mathrm{sec} / \mathrm{cm}$ are required to erase EPROM contents.

### 3.3.14 Termination of unused pins

## (1) Terminate unused pins

(1) Output ports: Open
(2) Input ports:

Connect each pin to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
As for pins whose potential affects to operation modes such as pins CNVss, INT or others, select the Vcc pin or the Vss pin according to their operation mode.
(3) I/O ports :

- Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
Set the I/O ports for the output mode and open them at "L" or " H ".
- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.
(2) Termination remarks
(1) Input ports and $\mathrm{I} / \mathrm{O}$ ports :

Do not open in the input mode.

## - Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (2) and ${ }^{(3)}$ shown on the above.
(2) I/O ports:

When setting for the input mode, do not connect to Vcc or Vss directly.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).
(3) I/O ports :

When setting for the input mode, do not connect multiple ports in a lump to Vcc or Vss through a resistor.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

- At the termination of unused pins, perform wiring at the shortest possible distance ( 20 mm or less) from microcomputer pins.


## APPENDIX

### 3.4 Countermeasures against noise

### 3.4 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

### 3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

## (1) Package

Select the smallest possible package to make the total wiring length short.

## - Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.


Fig. 3.4.1 Selection of packages
(2) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

## - Reason

The width of a pulse input into the $\overline{\text { RESET }}$ pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 3.4.2 Wiring for the RESET pin
(3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.


## - Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 3.4.3 Wiring for clock I/O pins

## (4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

## - Reason

The processor mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.


Fig. 3.4.4 Wiring for CNVss pin

## APPENDIX

### 3.4 Countermeasures against noise

(5) Wiring to VPP pin of One Time PROM version and EPROM version

Connect an approximately $5 \mathrm{k} \Omega$ resistor to the VPP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible.

Note: Even when a circuit which included an approximately $5 \mathrm{k} \Omega$ resistor is used in the Mask ROM version, the microcomputer operates correctly.

## - Reason

The VPP pin of the One Time PROM and the EPROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.

|  | In the shortest distance |
| :---: | :---: |

Fig. 3.4.5 Wiring for the VPP pin of the One Time PROM and the EPROM version

### 3.4.2 Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.


Fig. 3.4.6 Bypass capacitor across the Vss line and the Vcc line

### 3.4.3 Wiring to analog input pins

- Connect an approximately $100 \Omega$ to $1 \mathrm{k} \Omega$ resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.


## - Reason

Signals which is input in an analog input pin (such as an A-D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.
If a capacitor between an analog input pin and the VSS pin is grounded at a position far away from the VSS pin, noise on the GND line may enter a microcomputer through the capacitor.


Fig. 3.4.7 Analog signal line and a resistor and a capacitor

### 3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

## (1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## - Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.


Fig. 3.4.8 Wiring for a large current signal line

## APPENDIX

### 3.4 Countermeasures against noise

(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

- Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig. 3.4.9 Wiring of RESET pin
(3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.
Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.


Fig. 3.4.10 Vss pattern on the underside of an oscillator

### 3.4 Countermeasures against noise

### 3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:
<Hardware>

- Connect a resistor of $100 \Omega$ or more to an I/O port in series.


## <Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers at fixed periods.

Note: When a direction register is set for input port again at fixed periods, a several-nanosecond short pulse may be output from this port. If this is undesirable, connect a capacitor to this port to remove the noise pulse.


Fig. 3.4.11 Setup for I/O ports

## APPENDIX

### 3.4 Countermeasures against noise

### 3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.
In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.
This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

## <The main routine>

- Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:
$N+1 \geq$ (Counts of interrupt processing executed in each main routine)
As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents do not change after interrupt processing.


## <The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.


Fig. 3.4.12 Watchdog timer by software

### 3.5 List of registers

## Port Pi

b7 b6 b5 b4 b3 b2 b1 b0


Port Pi (Pi) (i=0, 1, 2, 3, 4) [Address : 00 16, 02 ${ }_{16,0416,0616,0816]}$

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pio | - In output mode $\left.\begin{array}{l}\text { Write } \\ \text { Read }\end{array}\right\}$ Port latch <br> - In input mode Write : Port latch Read : Value of pins | ? | O | 0 |
| 1 | Port Pi1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 | Port Pi2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 | Port Pi3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 | Port Pi4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 | Port Pi5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 | Port Pi6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 | Port Pi7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.1 Structure of Port Pi (i=0, 1, 2, 3, 4)

## Port Pi direction register

b7 b6 b5 b4 b3 b2 b1 b0


Port Pi direction register (PiD) ( $\mathrm{i}=0,1,2,3,4$ ) [Address : $01{ }_{16}, 03_{16}, 05_{16,0716,0916]}$

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pi direction register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | $\bigcirc$ |
| 1 |  | 0 : Port Pit input mode <br> 1 : Port Pi 1 output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Piz input mode 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port $\mathrm{Pi}_{3}$ input mode <br> 1 : Port $\mathrm{Pi}_{3}$ output mode | 0 | $\times$ | $\bigcirc$ |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | 0 |
| 5 |  | 0 : Port Pis input mode <br> 1 : Port Pi5 output mode | 0 | $\times$ | $\bigcirc$ |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pi6 output mode | 0 | $\times$ | O |
| 7 |  | 0 : Port Pi7 input mode <br> 1 : Port Pi7 output mode | 0 | $\times$ | $\bigcirc$ |

Fig. 3.5.2 Structure of Port Pi direction register(i=0, 1, 2, 3, 4)

## APPENDIX

### 3.5 List of registers

## Transmit/Receive buffer register

b7 b6 b5 b4 b3 b2 b1 b0


Transmit/Receive buffer register (TB/RB) [Address : 1816]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | The transmission data is written to or the receive data is read out from this buffer register. <br> - At writing: A data is written to the transmit buffer register. <br> - At reading: The contents of the receive buffer register are read out. |  | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  |  | ? | $\bigcirc$ | $\bigcirc$ |

Note: The contents of transmit buffer register cannot be read out.
The data cannot be written to the receive buffer register.

Fig. 3.5.3 Structure of Transmit/Receive buffer register

Serial I/O status register
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.4 Structure of Serial I/O status register

### 3.5 List of registers

Serial I/O control register
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.5 Structure of Serial I/O control register


Fig. 3.5.6 Structure of UART control register

## APPENDIX

### 3.5 List of registers

Baud rate generator
b7 b6 b5 b4 b3 b2 b1 b0


Baud rate generator (BRG) [Address : 1C 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Set a count value of baud rate generator. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | 0 | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | 0 | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.7 Structure of Baud rate generator

## PWM control register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.8 Structure of PWM control register

PWM prescaler
b7 b6 b5 b4 b3 b2 b1 b0


PWM prescaler (PREPWM) [Address : 1E 16]


Fig. 3.5.9 Structure of PWM prescaler

## PWM register

b7 b6 b5 b4 b3 b2 b1 b0


PWM register (PWM) [Address : 1F ${ }_{16}$ ]


Fig. 3.5.10 Structure of PWM register

## APPENDIX

### 3.5 List of registers

Prescaler 12, Prescaler X, Prescaler Y
b7 b6 b5 b4 b3 b2 b1 b0


Prescaler 12 (PRE12) [Address : 20 16]
Prescaler X (PREX) [Address : 24 16]
Prescaler Y (PREY) [Address : 26 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | -Set a count value of each prescaler. <br> -The value set in this register is written to both each prescaler and the corresponding prescaler latch at the same time. <br> -When this register is read out, the count value of the corresponding prescaler is read out. |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 7 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.11 Structure of Prescaler 12, Prescaler X, Prescaler Y

Timer 1
b7 b6 b5 b4 b3 b2 b1 b0


Timer 1 (T1) [Address : 21 16]


Fig. 3.5.12 Structure of Timer 1

Timer 2, Timer X , Timer Y b7 b6 b5 b4 b3 b2 b1 b0

Timer 2 (T2) [Address : 22 16]
Timer X (TX) [Address : 25 16]
Timer Y (TY) [Address : 27 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of each timer. <br> -The value set in this register is written to both each timer and each timer latch at the same time. <br> -When this register is read out, each timer's count value is read out. |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  |  | 1 | $\bigcirc$ | 0 |
| 3 |  |  | 1 | 0 | $\bigcirc$ |
| 4 |  |  | 1 | 0 | $\bigcirc$ |
| 5 |  |  | 1 | 0 | 0 |
| 6 |  |  | 1 | 0 | 0 |
| 7 |  |  | 1 | 0 | $\bigcirc$ |

Fig. 3.5.13 Structure of Timer 2, Timer X, Timer Y

## Timer count source selection register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.14 Structure of timer count source selection register

## APPENDIX

### 3.5 List of registers

Timer XY mode register


Timer XY mode register (TM) [Address : $23{ }^{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer X operating mode bits | b1 b0 <br> 00 :Timer mode <br> 01 : Pulse output mode <br> 10 : Event counter mode <br> 11 : Pulse width measurement mode | 0 | O | O |
| 1 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | CNTR0 active edge switch bit | The function depends on the operating mode of Timer X . (Refer to Table 3.5.1) | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Timer X count stop bit | 0 : Count start <br> 1 : Count stop | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | Timer Y operating mode bits | b5 b4 <br> 0 0:Timer mode <br> 0 1: Pulse output mode <br> 10 : Event counter mode <br> 11 : Pulse width measurement mode | 0 | $\bigcirc$ | 0 |
| 5 |  |  | 0 | 0 | O |
| 6 | CNTR1 active edge switch bit | The function depends on the operating mode of Timer Y . (Refer to Table 3.5.1) | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer Y count stop bit | 0 : Count start <br> 1 : Count stop | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.15 Structure of Timer XY mode register
Table 3.5.1 CNTR ${ }_{0} /$ CNTR $_{1}$ active edge switch bit function

| Timer X /Timer Y operation modes | CNTR ${ }^{\prime} /$ CNTR $_{1}$ active edge switch bit (bits 2, 6 of address $23_{16}$ ) contents |
| :---: | :---: |
| Timer mode | "0"\| CNTR $/$ / CNTR 1 interrupt request occurrence: Falling edge ; No influence to timer count |
|  | "1" CNTR ${ }^{2} /$ CNTR $_{1}$ interrupt request occurrence: Rising edge ; No influence to timer count |
| Pulse output mode | "0"Pulse output start: Beginning at "H" level <br>  <br> CNTRo / CNTR |
|  | "1"Pulse output start: Beginning at "L" level  <br>  CNTRo / CNTR <br> 1  interrupt request occurrence: Rising edge |
| Event counter mode | $\begin{array}{\|l\|l\|l} \hline 0 " & \begin{array}{l} \text { Timer X / Timer Y: Rising edge count } \\ \\ \text { CNTR } ~ / ~ C N T R 1 ~ \end{array} \text { interrupt request occurrence: Falling edge } \end{array}$ |
|  | "1"Timer X / Timer Y: Falling edge count  <br>  CNTR $/$ CNTR $_{1}$ interrupt request occurrence: Rising edge |
| Pulse width measurement mode | "0"Timer X / Timer Y: "H" level width measurement  <br>  CNTRo / CNTR |
|  | "1"Timer X / Timer Y: "L" level width measurement <br>  <br> CNTR |

12C data shift register
b7 b6 b5 b4 b3 b2 b1 b0

${ }^{12} \mathrm{C}$ data shift register (S0) [Address : 2B ${ }_{16}$ ]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | This register is an 8-bit shift register to store receive data or write transmit data. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Note: Secure 8 machine cycles from clearing MST bit to "0" (slave mode) until writing data to ${ }^{2} \mathrm{C}$ data shift register.
If executing the read-modify-write instruction(SEB, CLB etc.) for this register during transfer, data may become a value not intended.

Fig. 3.5.16 Structure of $\mathrm{I}^{2} \mathrm{C}$ data shift register
${ }^{12} \mathrm{C}$ address register
b7 b6 b5 b4 b3 b2 b1 b0


Note: If the read-modify-write instruction(SEB, CLB, etc.) is executed for this register at detectiong the stop condition, data may become a value not to intend.

Fig. 3.5.17 Structure of $\mathrm{I}^{2} \mathrm{C}$ address register

## APPENDIX

### 3.5 List of registers



Notes 1: These bits and flags can be read out, but cannot be written.
2: These bits can be detected when data format select bit (ALS) of I ${ }^{2} \mathrm{C}$ control register is " 0 ".
3: " 1 " can be written to this bit, but " 0 " cannot be written by program.
4: Do not execute the read-modify-write instruction (SEB, CLB) for this refgister, because all bits of this register are changed by hardware.

Fig. 3.5.18 Structure of $I^{2} \mathrm{C}$ status register


Notes 1: When using P 24 and P 25 as $\mathrm{I}^{2} \mathrm{C}$-BUS interface, they are automatically switched from CMOS output to P-channel output disabled.
2: When the read-modify-write instruction is executed for this register at detectiong the START condition or at completing the byte transfer, data may become a value not intended.

Fig. 3.5.19 Structure of ${ }^{12} \mathrm{C}$ control register

## ${ }^{12} \mathrm{C}$ clock control register

b7 b6 b5 b4 b3 b2 b1 b0

${ }^{12} \mathrm{C}$ clock control register (S2) [Address : 2F 16 ]


Fig. 3.5.20 Structure of $I^{2} \mathrm{C}$ clock control register
Table 3.5.2 Set value of $I^{2} \mathrm{C}$ clock control register and SCL frequency

| Setting value of <br> CCR4-CCRO |  |  |  | SCL frequency <br> (at $\phi=4 \mathrm{MHz}$ unit: kHz$)$ <br> (Note 1) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCR4 | CCR3 | CCR2 | CCR1 | CCRO | Standard clck <br> mode | High-speed <br> clock mode |
| 0 | 0 | 0 | 0 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 0 | 1 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 1 | - (Note 2) | 333 |
| 0 | 0 | 1 | 0 | 0 | - (Note 2) | 250 |
| 0 | 0 | 1 | 0 | 1 | 100 | 400 (Note 3) |
| 0 | 0 | 1 | 1 | 0 | 83.3 | 166 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | 500/CCR value <br> (Note 3) |  |
| 1 | 1 | 1 | 0 | 1 | 17.2 | $1000 /$ CCR value |
| 1 | 1 | 1 | 1 | 0 | 16.6 | (Note 3) |
| 1 | 1 | 1 | 1 | 1 | 16.1 | 34.5 |

Notes 1: Duty of SCL clock output is $50 \%$. The duty becomes 35 to $45 \%$ only when the high-speed clock mode is selected and CCR value $=5(400 \mathrm{kHz}$, at $\phi=4 \mathrm{MHz})$. "H" duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because " L " duration is extended instead of " H " duration reduction.
These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of SCL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of SCL frequency is described below:
$\phi /(8 \times C C R$ value) Standard clock mode
$\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $\neq 5)$
$\phi /(2 \times$ CCR value) High-speed clock mode (CCR value $=5)$
Do not set 0 to 2 as CCR value regardless of $\phi$ frequency.
Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCR0.

## APPENDIX

### 3.5 List of registers

I2C START/STOP condition control register
b7 b6 b5 b4 b3 b2 b1 b0

${ }^{12} \mathrm{C}$ START/STOP condition control register (S2D) [Address : 30 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | START/STOP condition set bit (SSC0, SSC1, SSC2, SSC3, SSC4) <br> (Note) | Scl release time $=\phi(\mu \mathrm{s}) \times(S S C+1)$ <br> Set up time $=\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1) / 2$ <br> Hold time $=\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1) / 2$ | ? | O | $\bigcirc$ |
| 1 |  |  |  |  |  |
| 2 |  |  |  |  |  |
| 4 |  |  |  |  |  |
| 5 | ScL/SDA interrupt pin polarity selection bit(SIP) | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | SCL/SDA interrupt pin select on bit (SIS) | 0 : SDA valid <br> 1 : ScL valid | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Fix this bit to "0". |  | 0 | 0 | $\bigcirc$ |

Note : Fix SSC0 bit to "0".

Fig. 3.5.21 Structure of ${ }^{2} \mathrm{C}$ START/STOP condition control register

## A-D control register <br> b7 b6 b5 b4 b3 b2 b1 b0



Fig. 3.5.22 Structure of A-D control register

## A-D conversion register (low-order)

b7 b6 b5 b4 b3 b2 b1 b0


A-D conversion register (low-order) (ADL) [Address : 35 16]


Fig. 3.5.23 Structure of A-D conversion register(low-order)

A-D conversion register (high-order)
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.24 Structure of A-D conversion register (high-order)

## APPENDIX

### 3.5 List of registers



Fig. 3.5.25 Structure of MISRG

Watchdog timer control register


Note: When this bit is set to " 1 ", it cannot be rewriten to " 0 " by program.

Fig. 3.5.26 Structure of Watchdog timer control register

### 3.5 List of registers

## Interrupt edge selection register

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt edge selection register (INTEDGE) [Address : 3A 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | $\mathrm{INT}_{1}$ interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | INT2 interrupt edge selection bit | 0 : Falling edge active 1 : Rising edge active | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | $\mathrm{INT}_{3}$ interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | This is the reserved bit. Do not write "1" to this bit. |  | 0 | 0 | $\times$ |
| 5 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 6 |  |  | 0 | 0 | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

Fig. 3.5.27 Structure of Interrupt edge selection register

## CPU mode register

b7 b6 b5 b4 b3 b2 b1 b0


CPU mode register (CPUM) [Address : 3B 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Processor mode bits | b1 b0 <br> 00 : Single-chip mode <br> 0 1: Not available <br> 10 : Not available <br> 1 1: Not available | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | $\left\|\begin{array}{c} 0 \\ \text { (Note) } \end{array}\right\|$ | 0 | $\bigcirc$ |
| 2 | Stack page selection bit | 0 : 0 page <br> 1:1 page | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Fix this bit to "1". |  | 1 | $\bigcirc$ | O |
| 4 | Port Xc switch bit | 0 : I/O port function <br> 1 : Xcin-Xcout operating function | 0 | $\bigcirc$ | O |
| 5 | Main clock (Xin-Xout) stop bit | 0 : Operating <br> 1 : Stopped | 0 | $\bigcirc$ | O |
| 6 | Main clock division ratio selection bits |  | 1 | $\bigcirc$ | O |
| 7 |  |  | 0 | $\bigcirc$ | O |

Note: An initial value of bit 1 depends on the $\mathrm{CNV}_{\text {ss }}$ pin level.
Fig. 3.5.28 Structure of CPU mode register

## APPENDIX

### 3.5 List of registers

## Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address : 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 1 | SCL/SDA interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 2 | $\mathrm{INT} \mathrm{T}_{1}$ interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 3 | INT2 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 4 | INT3 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 5 | ${ }^{12} \mathrm{C}$ interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 6 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 7 | Timer Y interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".
Fig. 3.5.29 Structure of Interrupt request register 1

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 2 (IREQ2) [Address : 3D 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer 1 interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 1 | Timer 2 interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 2 | Serial I/O receive interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O | * |
| 3 | Serial I/O transmit interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 4 | CNTRo interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | 0 | * |
| 5 | CNTR1 interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | 0 | * |
| 6 | AD converter interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | 0 | * |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is " 0 ". |  | 0 | $\bigcirc$ | $\times$ |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 3.5.30 Structure of Interrupt request register 2

Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | O |
| 1 | SCL/SDA interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | $\mathrm{INT}_{1}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | INT2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | INT3 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | ${ }^{12} \mathrm{C}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | Timer X interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | $\bigcirc$ |
| 7 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.31 Structure of Interrupt control register 1

## Interrupt control register 2

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | Timer 2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Serial I/O receive interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Serial I/O transmit interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | $\bigcirc$ |
| 6 | AD converter interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | $\bigcirc$ |
| 7 | Fix this bit to "0". |  | 0 | 0 | $\bigcirc$ |

Fig. 3.5.32 Structure of Interrupt control register 2

### 3.6 Mask ROM ordering method

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38503M2-XXXSP/FP MITSUBISHI ELECTRIC

| $\begin{aligned} & \stackrel{\rightharpoonup}{\ddot{O}} \\ & \stackrel{\ddot{\sigma}}{0} \end{aligned}$ | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |

* 

| Customer | Company name |  | $\begin{aligned} & \text { TEL } \\ & \text { ( } \end{aligned}$ |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Date issued | Date: |  |  |  |  |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:M38503M2-XXXSPM38503M2-XXXFP

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| 000016 Product name $\begin{gathered}\text { Prell } \\ \text { ASCl code : }\end{gathered}$ | $000016{ }^{\text {Product name }} \begin{gathered}\text { ASCll code }\end{gathered}$ |
| 000F16 'м38503м2-' | 000F16 'м38503м2- |
| 001016 <br> 607F16 | 001016 <br> E07F16 |
| $608016 \underset{\substack{\text { data } \\ \text { ROM }(8 \mathrm{~K}-130) \text { bytes }}}{ }$ | E08016 data <br> ROM $(8 k-130)$ bytes |
| 7FFD16 ${ }^{\text {7FFE16 }}$ | FFFD16 ${ }^{\text {FFFE, }}$ |
| 7FFE16 <br> 7FFF16 | FFFE16 <br> FFFF16 |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38503M2-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address E08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | ${ }^{\prime}-{ }^{\prime}=2 \mathrm{D} 16$ |
| 000116 | $' 3 '=3316$ | 000916 | FF16 |
| 000216 | $' 8$ ' = 3816 | 000A16 | FF16 |
| 000316 | ${ }^{\prime} 5$ ' $=3516$ | 000B16 | FF16 |
| 000416 | $' 0 '=3016$ | 000C16 | FF16 |
| 000516 | $' 3 '=3316$ | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | 000E16 | FF16 |
| 000716 | $' 2 '=3216$ | 000F16 | FF16 |

## 740 FAMILY MASK ROM CONFIRMATION FORM

SINGLE-CHIP MICROCOMPUTER M38503M2-XXXSP/FP
MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\prime} \triangle^{\prime}$ M $38503 \mathrm{M} 2-{ }^{\prime}$ | . BYTE $^{\prime} \triangle^{\prime}$ M38503M2-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (42P4B for M38503M2-XXXSP, 42P2R-A for M38503M2-XXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the XIN-XOUT oscillator?
$\square \quad$ Ceramic resonatorQuartz crystalExternal clock inputOther ( )
At what frequency?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$
(2) Which function will you use the pins P21/XCIN and P20/XCOUT as P21 and P20, or XCIN and XCOUT ?

Ports P21 and P2o functionXCIN and XCOUT function (external resonator)

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38503M4-XXXSP/FP MITSUBISHI ELECTRIC

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |

* 

| Customer | Company name |  | $\begin{aligned} & \text { TEL } \\ & \text { ( } \end{aligned}$ |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Date issued | Date: |  |  |  |  |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:
$\square$ M38503M4-XXXSPM38503M4-XXXFP

Checksum code for entire EPROM |  |  |  |  |
| :--- | :--- | :--- | :--- | (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| $000016 \begin{aligned} & \text { Product name } \\ & \text { Asclil oode }\end{aligned}$ | $000016{ }^{\text {Produt name }}$ Ascil code |
| 000F16 M ${ }^{\text {M85533M4 }}$ | 000F16 M38503M4: |
| 001016 <br> 407F16 |  |
| 408016 data | C08016 data |
| 7 7FFD16 ${ }^{\text {ROM ( }}$ (16K-130) brtes | FFFD16 ${ }^{\text {ROM ( }}$ (16k-130) bytes |
| 7FFE16 <br> 7FFF16 | FFFE16 <br> FFFF16 |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38503M4-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16.
The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address C08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | '-' = 2D16 |
| 000116 | ' 3 ' = 3316 | 000916 | FF16 |
| 000216 | '8' $=3816$ | 000A16 | FF16 |
| 000316 | '5' $=3516$ | 000B16 | FF16 |
| 000416 | '0' = 3016 | $000 \mathrm{C}_{16}$ | FF16 |
| 000516 | '3' $=3316$ | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | 000E16 | FF16 |
| 000716 | '4' $=3416$ | 000F16 | FF16 |

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38503M4-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\prime} \triangle^{\prime}$ M38503M4-' | . BYTE $^{\prime} \triangle^{\prime}$ M38503M4-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (42P4B for M38503M4-XXXSP, 42P2R-A for M38503M4-XXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?Ceramic resonatorExternal clock inputQuartz crystal

At what frequency?
$\mathrm{f}(\mathrm{XIN})=$ $\qquad$ MHz
(2) Which function will you use the pins P21/XCIN and P20/Xcout as P21 and P20, or XCIN and XCOUT ?

Ports P21 and P2o functionXCIN and XCOUT function (external resonator)

* 4. Comments


# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38504M6-XXXSP/FP MITSUBISHI ELECTRIC 

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :
$\square$ M38504M6-XXXSP
$\square$ M38504M6-XXXFP

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square \quad 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| $000016{ }^{\text {Product name }}$ Ascll code: |  |
| 000F16 'M38504M6.' | 000F16 'м38504M6- |
|  | 001016 <br> A07F10 |
| 208016 data | A08016 data |
| 7FFD16 ROM (24K-130) bytes | FFFD16 ${ }^{\text {ROM (24K-130) bytes }}$ |
| 7FFE16 <br> 7FFF16 | FFFE16 <br> FFFF16 |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38504M6-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | '-' = 2D16 |
| 000116 | $' 3 '=3316$ | 000916 | FF16 |
| 000216 | $' 8$ ' = 3816 | 000A16 | FF16 |
| 000316 | ${ }^{\prime} 5$ ' $=3516$ | 000B16 | FF16 |
| 000416 | $' 0$ ' $=3016$ | 000C16 | FF16 |
| 000516 | $' 4 '=3416$ | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | 000E16 | FF16 |
| 000716 | $' 6$ ' = 3616 | 000F16 | FF16 |

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38504M6-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE ${ }^{\prime}$ 'M38504M6-' | . BYTE $\triangle$ 'M38504M6-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (42P4B for M38504M6-XXXSP , 42P2R for M38504M6-XXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
Quartz crystalExternal clock inputOther ( )

At what frequency?
$\mathrm{f}(\mathrm{XIN})=$ $\square$ MHz
(2) Which function will you use the pins $\mathrm{P} 21 / \mathrm{XCIN}$ and P20/XCOUT as P 21 and P 20 , or XCIN and XCOUT ?Ports P21 and P20 functionXCIN and XCOUT function (external resonator)

* 4. Comments


## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38513M4-XXXSP/FP MITSUBISHI ELECTRIC

| $\begin{aligned} & \stackrel{\ddot{O}}{\ddot{O}} \\ & \stackrel{0}{\otimes} \\ & \hline \end{aligned}$ | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |

* 

| Customer | Company name |  | TEL( |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Date issued | Date: |  |  |  |  |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:M38513M4-XXXSPM38513M4-XXXFP

Checksum code for entire EPROM 

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| $000016{ }^{\text {Product name }}$ ASCll code : | 000016 Product name $\begin{aligned} & \text { ASCll code } \\ & \text { a }\end{aligned}$ |
| 000F16 'M38513M4-' | 000F16 'м38513м4-' |
|  |  |
| $408016 \underset{\text { data }}{\text { ROM (16K-130) bvtes }}$ | C08016 data |
|  |  |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38513M4-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address C08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | '-' = 2D16 |
| 000116 | ' 3 ' = 3316 | 000916 | FF16 |
| 000216 | ' 8 ' = 3816 | 000A16 | FF16 |
| 000316 | ${ }^{\prime} 5$ ' $=3516$ | 000B16 | FF16 |
| 000416 | '1' = 3116 | 000C16 | FF16 |
| 000516 | ' 3 ' = 3316 | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | 000E16 | FF16 |
| 000716 | ${ }^{\prime} 4$ ' $=3416$ | 000F16 | FF16 |

(1/2)

## 740 FAMILY MASK ROM CONFIRMATION FORM

SINGLE-CHIP MICROCOMPUTER M38513M4-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\prime} \triangle^{\prime}$ M $38513 M 4-^{\prime}$ | . BYTE $^{\prime} \triangle^{\prime}$ M38513M4-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (42P4B for M38513M4-XXXSP, 42P2R for M38513M4-XXXFP) and attach it to the mask ROM confirmation form.
*3. Usage conditions
Please answer the following questions about usage for use in our product inspection :
(1) How will you use the XIN-XOUT oscillator?
Quartz crystalExternal clock inputOther ( )
At what frequency?
$\mathrm{f}(\mathrm{XIN})=\square \mathrm{MHz}$
(2) Which function will you use the pins P21/XCIN and P20/XCOUT as P21 and P20, or XCIN and XCOUT ?

Ports P21 and P20 functionXCIN and XCOUT function (external resonator)
(3) Will you use the $\mathrm{I}^{2} \mathrm{C}$-BUS function or the SM-BUS function?$\mathrm{I}^{2} \mathrm{C}$-BUS function usedSM-BUS function usedNot used

* 4. Comments


# 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38514M6-XXXSP/FP MITSUBISHI ELECTRIC 

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name :
$\square$ M38514M6-XXXSP
$\square$ M38514M6-XXXFP
Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| $000016{ }^{\text {Praduct ame }}$ | $000016 \begin{aligned} & \text { Product name } \\ & \text { Ascli code: }\end{aligned}$ |
|  |  |
|  | ${ }^{001016} \mathrm{XIO}$ |
| 207F16 | A07F16 |
| 208016 data | A08016 ${ }_{\text {data }}$ |
|  | FFFD16 ${ }^{\text {Rom (24k-130) bytes }}$ |
| $\underset{\substack{\text { 7FFEF16 } \\ \text { 7FF } 616}}{\text { V/ }}$ | FFFE16 |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38514M6-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | '-' = 2D16 |
| 000116 | $' 3 '=3316$ | 000916 | FF16 |
| 000216 | $' 8$ ' = 3816 | 000A16 | FF16 |
| 000316 | $' 5$ ' = 3516 | 000B16 | FF16 |
| 000416 | $' 1 '=3116$ | 000C16 | FF16 |
| 000516 | $' 4 '=3416$ | 000D16 | FF16 |
| 000616 | 'M' = 4D16 | 000E16 | FF16 |
| 000716 | $' 6$ ' = 3616 | 000F16 | FF16 |

## 740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38514M6-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\triangle}$ 'M38514M6-' | . BYTE $^{\triangle} \triangle^{\prime}$ M38514M6-' |

Note : If the name of the product written to the EPROMs does not match the name of the mask confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (42P4B for M38514M6-XXXSP , 42P2R for M38514M6-XXXFP) and attach it to the mask ROM confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the Xin-Xout oscillator?
Quartz crystal
Other ( )
At what frequency?
$\mathrm{f}(\mathrm{XIN})=$ $\square$ MHz
(2) Which function will you use the pins P21/XCIN and P20/XCOUT as P21 and P20, or XCIN and XCOUT ?

Ports P21 and P20 function
XCIN and XCOUT function (external resonator)
(3) Will you use the $\mathrm{I}^{2} \mathrm{C}$-BUS function or the SM-BUS function?$\mathrm{I}^{2} \mathrm{C}$-BUS function usedSM-BUS function usedNot used

* 4. Comments


### 3.7 ROM programming confirmation form

| ROM number |  |
| :--- | :--- |

## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38503E4-XXXSP/FP MITSUBISHI ELECTRIC

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |

* 

| Customer | Company name |  | $\begin{aligned} & \text { TEL } \\ & \text { ( } \end{aligned}$ |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Date issued | Date: |  |  |  |  |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:M38503E4-XXXSPM38503E4-XXXFP

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| 000016Product name <br> ASCll code : | $000016 \begin{array}{\|c} \text { Product name } \\ \text { ASCII code : } \end{array}$ |
| 000F16 'M38503E4-' | 000F16 'M38503E4-' |
| 001016 407F16 | 001016 <br> C07F16 |
| 408016 data | C08016 |
| 7FFD16 ROM (16K-130) bytes | FFFD16 ${ }^{\text {ROM (16K-130) bytes }}$ |
| 7FFE16 7FFF16 | FFFE16 FFFF16 $\square$ |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38503E4-" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address C08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | ${ }^{\prime}-{ }^{\prime}=2 \mathrm{D} 16$ |
| 000116 | $' 3$ ' $=3316$ | 000916 | FF16 |
| 000216 | $' 8$ ' = 3816 | 000A16 | FF16 |
| 000316 | ${ }^{\prime} 5$ ' = 3516 | 000B16 | FF16 |
| 000416 | $' 0 '=3016$ | 000C16 | FF16 |
| 000516 | $' 3$ ' = 3316 | 000D16 | FF16 |
| 000616 | $' E$ ' $=4516$ | 000E16 | FF16 |
| 000716 | $' 4 '=3416$ | 000F16 | FF16 |

## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38503E4-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\prime} \triangle^{\prime}$ M38503E4-' | . BYTE $\triangle^{\prime}$ M38503E4-' |

Note : If the name of the product written to the EPROMs does not match the name of the ROM programming confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form; 42P2R-A for the M38503E4-XXXFP, the shrink DIP package Mark Specification Form (only for built-in One Time PROM microcomputer) for the M38503E4-XXXSP; and attach it to the ROM programming confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the XIN-Xout oscillator?
Quartz crystalExternal clock inputOther ( )
At what frequency?
$f(X I N)=$ $\square$ MHz
(2) Which function will you use the pins P21/XCIN and P20/XCOUT as P21 and P20, or XCIN and XCOUT ?

Ports P21 and P2o functionXCIN and XCOUT function (external resonator)

* 4. Comments


## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38504E6-XXXFP/SP MITSUBISHI ELECTRIC

| $\begin{aligned} & \stackrel{\ddot{O}}{\ddot{O}} \\ & \stackrel{0}{\otimes} \\ & \hline \end{aligned}$ | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Product name:M38504E6-XXXFPM38504E6-XXXSP

Checksum code for entire EPROM

(hexadecimal notation)

EPROM type (indicate the type used)

| $\square$ | $\mathbf{2 7 2 5 6}$ | $\square$ |
| :---: | :---: | :---: | :---: |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38504E6-" must be entered in addresses 000016 to 000816 . And set the data "FF16" in addresses 000916 to 000F16.
The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM <br> SINGLE-CHIP MICROCOMPUTER M38504E6-XXXFP/SP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\prime} \triangle^{\prime}$ M38504E6-' | . BYTE $\triangle^{\prime}$ M38504E6-' |

Note: If the name of the product written to the EPROMs does not match the name of the ROM programming confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form; 42P2R for the M38504E6-XXXFP, the shrink DIP package Mark Specification Form (only for built-in One Time PROM microcomputer) for the M38504E6-XXXSP; and attach it to the ROM programming confirmation form.

## * 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the XIN-XOUT oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther ( )
At what frequency?
$f(X I N)=\square \mathrm{MHz}$
(2) Which function will you use the pins $\mathrm{P} 21 / \mathrm{XCIN}$ and $\mathrm{P} 20 / \mathrm{XCOUT}$ as P 21 and P 20 , or XCIN and XCOUT ?

Ports P21 and P20 functionXCIN and XCOUT function (external resonator)

* 4. Comments


## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38513E4-XXXSP/FP MITSUBISHI ELECTRIC

|  | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |

* 

| Customer | Company name |  | $\begin{aligned} & \text { TEL } \\ & \text { ( } \end{aligned}$ |  | Submitted by | Supervisor |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  | Date issued | Date: |  |  |  |  |

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Microcomputer name:M38513E4-XXXSP
$\square$ M38513E4-XXXFP

Checksum code for entire EPROM $\square$ (hexadecimal notation)

EPROM type (indicate the type used)

| $\square 27256$ | $\square \quad 27512$ |
| :---: | :---: |
| EPROM address | EPROM address |
| $000016 \quad \begin{aligned} & \text { Product name } \\ & \text { ASCll code }\end{aligned}$ | 000016 Product nad |
|  | 000F16 ${ }_{\text {ASCII code }}$ |
| 001016 <br> 407F16 $\square$ | 001016 <br> C07F16 |
| 408016 | C08016 |
| 7FFD16 ${ }^{\text {ROM ( }}$ (16k-130) ${ }^{\text {a }}$ ) bytes | FFFD16 ROM ( 16 K -130) bytes |
| 7FFE16 <br> 7FFF16 | FFFE16 FFFF16 |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38513E4-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address C08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

| Address |  | Address |  |
| :---: | :---: | :---: | :---: |
| 000016 | 'M' = 4D16 | 000816 | ${ }^{\prime}-$ = 2D16 |
| 000116 | $' 3 '=3316$ | 000916 | FF16 |
| 000216 | $' 8$ ' $=3816$ | 000A16 | FF16 |
| 000316 | ${ }^{\prime} 5$ ' = 3516 | 000B16 | FF16 |
| 000416 | ${ }^{\prime}{ }^{\prime}$ ' $=3116$ | 000C16 | FF16 |
| 000516 | $' 3 '=3316$ | 000D16 | FF16 |
| 000616 | $' E$ ' $=4516$ | 000E16 | FF16 |
| 000716 | ' 4 ' = 3416 | 000F16 | FF16 |

## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38513E4-XXXSP/FP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $\triangle^{\prime}$ M38513E4-' | . BYTE $\triangle^{\prime}$ M38513E4-' |

Note : If the name of the product written to the EPROMs does not match the name of the ROM programming confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form; 42P2R for the M38513E4-XXXFP, the shrink DIP package Mark Specification Form (only for built-in One Time PROM microcomputer) for the M38513E4-XXXSP; and attach it to the ROM programming confirmation form.

* 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the XIN-Xout oscillator?
Quartz crystal
$\square$ External clock inputOther ( )
At what frequency? $\square$ MHz
(2) Which function will you use the pins $\mathrm{P} 21 / \mathrm{XCIN}$ and $\mathrm{P} 20 / \mathrm{XCOUT}$ as P 21 and P 20 , or XCIN and XCOUT ?

Ports P21 and P2o function
XCIN and XCOUT function (external resonator)
(3) Will you use the $I^{2}$ C-BUS function or the SM-BUS function?$\mathrm{I}^{2} \mathrm{C}$-BUS function usedSM-BUS function usedNot used

* 4. Comments


## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38514E6-XXXFP/SP MITSUBISHI ELECTRIC

| $\begin{aligned} & \stackrel{\ddot{O}}{\ddot{O}} \\ & \stackrel{0}{\otimes} \\ & \hline \end{aligned}$ | Date: |  |
| :---: | :---: | :---: |
|  | Section head signature | Supervisor signature |
|  |  |  |



* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.
Three EPROMs are required for each pattern.
If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Product name:M38514E6-XXXFPM38514E6-XXXSP

Checksum code for entire EPROM

(hexadecimal notation)

EPROM type (indicate the type used)

| $\square$ | $\mathbf{2 7 2 5 6}$ | $\square$ |
| :---: | :---: | :---: | :---: |

(1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
(2) The ASCII codes of the product name "M38514E6-" must be entered in addresses 000016 to 000816. And set the data "FF16" in addresses 000916 to 000F16.
The ASCII codes and addresses are listed to the right in hexadecimal notation.

In the address space of the microcomputer, the internal ROM area is from address A08016 to FFFD16. The reset vector is stored in addresses FFFC16 and FFFD16.

## 740 FAMILY ROM PROGRAMMING CONFIRMATION FORM <br> SINGLE-CHIP MICROCOMPUTER M38514E6-XXXFP/SP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

| EPROM type | 27256 | 27512 |
| :---: | :---: | :---: |
| The pseudo-command | ${ }^{*}=\triangle \$ 8000$ | ${ }^{*}=\triangle \$ 0000$ |
|  | . BYTE $^{\prime} \triangle^{\prime}$ M38514E6-' | . BYTE $\triangle^{\prime}$ M38514E6-' |

Note: If the name of the product written to the EPROMs does not match the name of the ROM programming confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form; 42P2R for the M38514E6-XXXFP, the shrink DIP package Mark Specification Form (only for built-in One Time PROM microcomputer) for the M38514E6-XXXSP; and attach it to the ROM programming confirmation form.

## * 3. Usage conditions

Please answer the following questions about usage for use in our product inspection :
(1) How will you use the XIN-XOUT oscillator?
$\square$ Ceramic resonatorQuartz crystalExternal clock inputOther ( )
At what frequency?
$f(X I N)=\square \mathrm{MHz}$
(2) Which function will you use the pins $\mathrm{P} 21 / \mathrm{XCIN}$ and $\mathrm{P} 20 / \mathrm{XCOUT}$ as P 21 and P 20 , or XCIN and XCOUT ?

Ports P21 and P20 function
$\square$ XCIN and XCOUT function (external resonator)
(3) Will you use the $\mathrm{I}^{2} \mathrm{C}$-BUS function or the SM-BUS function?
$\square \quad \mathrm{I}^{2} \mathrm{C}$-BUS function used
SM-BUS function usedNot used

* 4. Comments


### 3.8 Mark specification form

## 42P2R-A (42-PIN SHRINK SOP) MARK SPECIFICATION FORM

## Mitsubishi IC catalog name

$\square$
Please choose one of the marking types below ( $A, B, C$ ), and enter the Mitsubishi catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark

B. Customer's Parts Number + Mitsubishi catalog name


Customer's Parts Number Note: The fonts and size of characters are standard Mitsubishi type.
-- Mitsubishi IC catalog name
Note1: The mark field should be written right aligned.
2: The fonts and size of characters are standard Mitsubishi type.
3 : Customer's Parts Number can be up to 11 characters: Only $0 \sim 9, A \sim Z,+,-, /,(), \&,,(C)$, (periods), , (commas) are usable.
4: If the Mitsubishi logo \& is not required, check the box below.
\& Mitsubishi logo is not required

C. Special Mark Required


Note1: If the Special Mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7 -digit) and Mask ROM number (3-digit) are always marked.
2: If the customer's trade mark logo must be used in the Special Mark, check the box below. Please submit a clean original of the logo.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required


3 : The standard Mitsubishi font is used for all characters except for a logo.

## 42P4B (42-PIN SHRINK DIP) MARK SPECIFICATION FORM

$\square$
Mitsubishi IC catalog name
Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).
A. Standard Mitsubishi Mark

B. Customer's Parts Number + Mitsubishi Catalog Name


Note: The fonts and size of characters are standard Mitsubishi type.
Mitsubishi IC catalog name
(1)

Note1 : The mark field should be written right aligned.
2 : The fonts and size of characters are standard Mitsubishi type.
3 : Customer's parts number can be up to 15 characters:
Only 0~9, A~Z, $+,-, /,(), \&,,(C)$. (period), and, (comma) are usable.
4 : If the Mitsubishi logo $\mathcal{A}$ is not required, check the box on the right.
\&Mitsubishi logo is not required
C. Special Mark Required
**


Note1 : If the special mark is to be printed, indicate the desired layout of the mark in the upper figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7 -digit) and mask ROM number (3-digit) are always marked.
2 : If the customer's trade mark logo must be used in the special mark, check the box below. Please submit a clean original of the logo.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted.
Special logo required
The standard Mitsubishi font is used for all characters except for a logo.
$\square$

## APPENDIX

3.9 Package outline

### 3.9 Package outline

42P2R-A
Plastic 42pin 450mil SSOP



## Caution! <br> TBD

42P2R-A package outline is to be updated.
$\xrightarrow{\text { (e) }}+\quad \longrightarrow \square \mathrm{y} \quad \mathrm{H}$ b

| $\square$ |  | L1 | - | 1.765 | - |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | y | - | - | 0.15 |
|  |  | $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
|  |  | b2 | - | 0.5 | - |
|  | Detail F | e1 | - | 11.43 | - |
|  |  | 12 | 1.27 | - | - |

42P4B
Plastic 42pin 600mil SDIP


## APPENDIX



42S1B-A

| EIAJ Package Code | JEDEC Code | Weight(g) |
| :---: | :---: | :---: |
| WDIP42-C-600-1.78 | - |  |

Metal seal 42pin 600mil DIP

WDIP42-C-600-1.78


| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 5.0 |
| A1 | 1.0 | - | - |
| A2 | - | - | 3.44 |
| b | 0.38 | 0.46 | 0.54 |
| b1 | 0.7 | 0.8 | 0.9 |
| c | 0.17 | 0.25 | 0.33 |
| D | - | - | 41.1 |
| E | - | - | 15.8 |
| e | - | 1.778 | - |
| e1 | - | 15.24 | - |
| L | 3.05 | - | - |
| Z | - | - | 3.05 |

## APPENDIX

### 3.10 Machine instructions

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A, R |  |  | ZP |  |  | BIT, ZP, R |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| ADC (Note 1) (Note 5) | When $T=0$ $A \leftarrow A+M+C$ <br> When $\mathrm{T}=1$ $M(X) \leftarrow M(X)+M+C$ | When $\mathrm{T}=0$, this instruction adds the contents $\mathrm{M}, \mathrm{C}$, and A ; and stores the results in A and C . When $\mathrm{T}=1$, this instruction adds the contents of $M(X), M$ and $C$; and stores the results in $M(X)$ and $C$. When $T=1$, the contents of $A$ remain unchanged, but the contents of status flags are changed. <br> $\mathrm{M}(\mathrm{X})$ represents the contents of memory where is indicated by $X$. |  |  |  | 69 | 2 | 2 |  |  |  |  |  |  | 65 | 3 | 2 |  |  |  |
| AND <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \wedge M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \wedge M \end{aligned}$ | When $\mathrm{T}=0$, this instruction transfers the contents of A and M to the ALU which performs a bit-wise AND operation and stores the result back in A. <br> When $\mathrm{T}=1$, this instruction transfers the contents $M(X)$ and $M$ to the ALU which performs a bit-wise AND operation and stores the results back in $M(X)$. When $T=1$ the contents of $A$ remain unchanged, but status flags are changed. <br> $\mathrm{M}(\mathrm{X})$ represents the contents of memory where is indicated by X . |  |  |  | 29 | 2 | 2 |  |  |  |  |  |  | 25 | 3 | 2 |  |  |  |
| ASL | $\begin{array}{cc} 7 & 0 \\ C & \square \end{array}$ | This instruction shifts the content of A or M by one bit to the left, with bit 0 always being set to 0 and bit 7 of A or M always being contained in C. |  |  |  |  |  |  | OA | 2 | 1 |  |  |  | 06 | 5 | 2 |  |  |  |
| BBC <br> (Note 4) | Ai or $\mathrm{Mi}=0$ ? | This instruction tests the designated bit $i$ of $M$ or A and takes a branch if the bit is 0 . The branch address is specified by a relative address. If the bit is 1 , next instruction is executed. |  |  |  |  |  |  |  |  |  | $\begin{gathered} 13 \\ 13 \\ 20 \mathrm{i} \end{gathered}$ | 4 | 2 |  |  |  | $\left\|\begin{array}{l} 17 \\ 1 \\ 20 i \end{array}\right\|$ | 5 | 3 |
| BBS <br> (Note 4) | Ai or $\mathrm{Mi}=1$ ? | This instruction tests the designated bit $i$ of the M or A and takes a branch if the bit is 1 . The branch address is specified by a relative address. If the bit is 0 , next instruction is executed. |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 03 \\ & 04 \\ & 20 \mathrm{i} \end{aligned}$ | 4 | 2 |  |  |  | $\begin{aligned} & 07 \\ & 0+ \\ & 20 \mathrm{i} \end{aligned}$ | 5 | 3 |
| BCC <br> (Note 4) | $\mathrm{C}=0$ ? | This instruction takes a branch to the appointed address if $C$ is 0 . The branch address is specified by a relative address. If C is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BCS <br> (Note 4) | $\mathrm{C}=1$ ? | This instruction takes a branch to the appointed address if $C$ is 1 . The branch address is specified by a relative address. If C is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BEQ <br> (Note 4) | $\mathrm{Z}=1$ ? | This instruction takes a branch to the appointed address when Z is 1 . The branch address is specified by a relative address. If $Z$ is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIT | $A \wedge M$ | This instruction takes a bit-wise logical AND of $A$ and $M$ contents; however, the contents of $A$ and M are not modified. <br> The contents of $\mathrm{N}, \mathrm{V}, \mathrm{Z}$ are changed, but the contents of $A, M$ remain unchanged. |  |  |  |  |  |  |  |  |  |  |  |  | 24 | 3 | 2 |  |  |  |
| BMI <br> (Note 4) | $\mathrm{N}=1$ ? | This instruction takes a branch to the appointed address when N is 1 . The branch address is specified by a relative address. If $N$ is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BNE <br> (Note 4) | $\mathrm{Z}=0$ ? | This instruction takes a branch to the appointed address if $Z$ is 0 . The branch address is specified by a relative address. If $Z$ is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## APPENDIX

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# OP | n | \# | OP | n | \# |
| BPL <br> (Note 4) | $N=0$ ? | This instruction takes a branch to the appointed address if N is 0 . The branch address is specified by a relative address. If N is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRA | $\mathrm{PC} \leftarrow \mathrm{PC} \pm$ offset | This instruction branches to the appointed address. The branch address is specified by a relative address. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRK | $\begin{aligned} & \mathrm{B} \leftarrow 1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCH} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCL} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PS} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \leftarrow \leftarrow 1 \\ & \mathrm{PCL} \leftarrow \mathrm{ADL} \\ & \mathrm{PCH} \leftarrow \mathrm{ADH} \end{aligned}$ | When the BRK instruction is executed, the CPU pushes the current PC contents onto the stack. The BADRS designated in the interrupt vector table is stored into the PC. | 00 | 7 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BVC <br> (Note 4) | $V=0$ ? | This instruction takes a branch to the appointed address if V is 0 . The branch address is specified by a relative address. If V is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BVS <br> (Note 4) | $V=1 ?$ | This instruction takes a branch to the appointed address when V is 1 . The branch address is specified by a relative address. When V is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLB | Ai or $\mathrm{Mi} \leftarrow 0$ | This instruction clears the designated bit i of A or M. |  |  |  |  |  |  |  |  |  | $\begin{array}{c\|} 18 \\ 2 \\ 20 i \end{array}$ | 2 | 1 |  |  | $\begin{aligned} & 1 \mathrm{FF} \\ & { }^{+} \mathrm{i} \end{aligned}$ | 5 | 2 |
| CLC | $\mathrm{C} \leftarrow 0$ | This instruction clears C. | 18 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLD | $\mathrm{D} \leftarrow 0$ | This instruction clears D. | D8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLI | $1 \leftarrow 0$ | This instruction clears I. | 58 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLT | $\mathrm{T} \leftarrow 0$ | This instruction clears T . | 12 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLV | $\mathrm{V} \leftarrow 0$ | This instruction clears V. | B8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CMP <br> (Note 3) | $\begin{aligned} & \text { When } T=0 \\ & A-M \\ & \text { When } T=1 \\ & M(X)-M \end{aligned}$ | When $\mathrm{T}=0$, this instruction subtracts the contents of M from the contents of A . The result is not stored and the contents of A or M are not modified. <br> When $\mathrm{T}=1$, the CMP subtracts the contents of $M$ from the contents of $M(X)$. The result is not stored and the contents of $\mathrm{X}, \mathrm{M}$, and A are not modified. <br> $M(X)$ represents the contents of memory where is indicated by $X$. |  |  |  | C9 | 2 | 2 |  |  |  |  |  | C5 | 3 | 2 |  |  |  |
| COM | $\mathrm{M} \leftarrow \overline{\mathrm{M}}$ | This instruction takes the one's complement of the contents of M and stores the result in M . |  |  |  |  |  |  |  |  |  |  |  | 44 | 5 | 2 |  |  |  |
| CPX | X-M | This instruction subtracts the contents of M from the contents of $X$. The result is not stored and the contents of X and M are not modified. |  |  |  | E0 | 2 | 2 |  |  |  |  |  | E4 | 3 | 2 |  |  |  |
| CPY | Y - M | This instruction subtracts the contents of $M$ from the contents of Y . The result is not stored and the contents of Y and M are not modified. |  |  |  | CO | 2 | 2 |  |  |  |  |  | C4 | 3 | 2 |  |  |  |
| DEC | $\begin{aligned} & A \leftarrow A-1 \text { or } \\ & M \leftarrow M-1 \end{aligned}$ | This instruction subtracts 1 from the contents of $A$ or $M$. |  |  |  |  |  |  | 1A | 2 | 1 |  |  | C6 | 5 | 2 |  |  |  |



## APPENDIX

3.10 Machine instructions



| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| LSR | $\stackrel{7}{0} \square^{0} \rightarrow \square$ | This instruction shifts either A or M one bit to the right such that bit 7 of the result always is set to 0 , and the bit 0 is stored in C . |  |  |  |  |  |  | 4A | 2 | 1 |  |  |  | 46 | 5 | 2 |  |  |  |
| MUL | $\begin{aligned} & M(S) \cdot A \leftarrow A * M(z z+X) \\ & S \leftarrow S-1 \end{aligned}$ | Multiplies Accumulator with the memory specified by the Zero Page X address mode and stores the high-order byte of the result on the Stack and the low-order byte in A. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | This instruction adds one to the PC but does no otheroperation. | EA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORA <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \vee M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \vee M \end{aligned}$ | When $\mathrm{T}=0$, this instruction transfers the contents of A and M to the ALU which performs a bit-wise "OR", and stores the result in A. When $T=1$, this instruction transfers the contents of $M(X)$ and the $M$ to the ALU which performs a bit-wise OR, and stores the result in $M(X)$. The contents of $A$ remain unchanged, but status flags are changed. $M(X)$ represents the contents of memory where is indicated by X . |  |  |  | 09 | 2 | 2 |  |  |  |  |  |  | 05 | 3 | 2 |  |  |  |
| PHA | $S \leftarrow S-1$ | This instruction pushes the contents of A to the memory location designated by S , and decrements the contents of $S$ by one. | 48 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PHP | $\begin{aligned} & M(S) \leftarrow P S \\ & S \leftarrow S-1 \end{aligned}$ | This instruction pushes the contents of PS to the memory location designated by S and decrements the contents of $S$ by one. | 08 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLA | $\begin{aligned} & S \leftarrow S+1 \\ & A \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory designated by $S$ in $A$. | 68 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLP | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory location designated by S in PS. | 28 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROL | $\begin{array}{cc} 7 \quad 0 \\ \leftarrow \square & \square \\ \square \end{array}$ | This instruction shifts either A or M one bit left through C. C is stored in bit 0 and bit 7 is stored in C. |  |  |  |  |  |  | 2 A | 2 | 1 |  |  |  | 26 | 5 | 2 |  |  |  |
| ROR |  | This instruction shifts either A or M one bit right through C . C is stored in bit 7 and bit 0 is stored in C. |  |  |  |  |  |  | 6 A | 2 | 1 |  |  |  | 66 | 5 | 2 |  |  |  |
| RRF |  | This instruction rotates 4 bits of the M content to the right. |  |  |  |  |  |  |  |  |  |  |  |  | 82 | 8 | 2 |  |  |  |
| RTI | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one, and stores the contents of the memory location designated by $S$ in PS. $S$ is again incremented by one and stores the contents of the memory location designated by $S$ in PCL. $S$ is again incremented by one and stores the contents of memory location designated by S in PC н. | 40 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTS | $\begin{aligned} & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \\ & (P C) \leftarrow(P C)+1 \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory location designated by $S$ in PCL. $S$ is again incremented by one and the contents of the memory location is stored in PCн. PC is incremented by 1 . | 60 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## APPENDIX

### 3.10 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| SBC (Note 1) (Note 5) | When $\mathrm{T}=0$ $A \leftarrow A-M-\bar{C}$ <br> When $\mathrm{T}=1$ $M(X) \leftarrow M(X)-M-\bar{C}$ | When $\mathrm{T}=0$, this instruction subtracts the value of M and the complement of C from A , and stores the results in A and C. <br> When $\mathrm{T}=1$, the instruction subtracts the contents of M and the complement of C from the contents of $M(X)$, and stores the results in $M(X)$ and $C$. <br> A remain unchanged, but status flag are changed. <br> $M(X)$ represents the contents of memory where is indicated by X . |  |  |  | E9 | 2 | 2 |  |  |  |  |  |  | E5 | 3 | 2 |  |  |  |
| SEB | Ai or $\mathrm{Mi} \leftarrow 1$ | This instruction sets the designated bit iof $A$ or M. |  |  |  |  |  |  |  |  |  | $\begin{gathered} 0 \mathrm{OB} \\ 20 \mathrm{i} \\ \hline \end{gathered}$ | 2 | 1 |  |  |  | $\begin{aligned} & 0 \mathrm{~F} \\ & 2 \\ & 20 \mathrm{i} \end{aligned}$ | 5 | 2 |
| SEC | $C \leftarrow 1$ | This instruction sets C. | 38 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SED | $\mathrm{D} \leftarrow 1$ | This instruction set D. | F8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SEI | $1 \leftarrow 1$ | This instruction set I. | 78 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SET | $\mathrm{T} \leftarrow 1$ | This instruction set T. | 32 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STA | $\mathrm{M} \leftarrow \mathrm{A}$ | This instruction stores the contents of A in M . The contents of A does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 85 | 4 | 2 |  |  |  |
| STP |  | This instruction resets the oscillation control F/ F and the oscillation stops. Reset or interrupt input is needed to wake up from this mode. | 42 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STX | $\mathrm{M} \leftarrow \mathrm{X}$ | This instruction stores the contents of X in M . The contents of X does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 86 | 4 | 2 |  |  |  |
| STY | $\mathrm{M} \leftarrow \mathrm{Y}$ | This instruction stores the contents of Y in M . The contents of Y does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 84 | 4 | 2 |  |  |  |
| TAX | $X \leftarrow A$ | This instruction stores the contents of A in X . The contents of A does not change. | AA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TAY | $\mathrm{Y} \leftarrow \mathrm{A}$ | This instruction stores the contents of A in Y . The contents of A does not change. | A8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TST | $\mathrm{M}=0$ ? | This instruction tests whether the contents of M are " 0 " or not and modifies the N and Z . |  |  |  |  |  |  |  |  |  |  |  |  | 64 | 3 | 2 |  |  |  |
| TSX | $x \leftarrow S$ | This instruction transfers the contents of $S$ in $X$. | BA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXA | $\mathrm{A} \leftarrow \mathrm{X}$ | This instruction stores the contents of X in A . | 8A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXS | $S \leftarrow \mathrm{X}$ | This instruction stores the contents of X in S . | 9 A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TYA | $A \leftarrow Y$ | This instruction stores the contents of Y in A . | 98 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WIT |  | The WIT instruction stops the internal clock but not the oscillation of the oscillation circuit is not stopped. <br> CPU starts its function after the Timer X over flows (comes to the terminal count). All registers or internal memory contents except Timer X will not change during this mode. (Of course needs VDD). | C2 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Notes 1 : The number of cycles " $n$ " is increased by 3 when $T$ is 1.
2 : The number of cycles " $n$ " is increased by 2 when $T$ is 1 .
3 : The number of cycles " $n$ " is increased by 1 when $T$ is 1 .
4 : The number of cycles " $n$ " is increased by 2 when branching has occurred.
$5: \mathrm{N}, \mathrm{V}$, and Z flags are invalid in decimal operation mode.


## APPENDIX

3.10 Machine instructions

| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| IMP | Implied addressing mode | + | Addition |
| IMM | Immediate addressing mode | - | Subtraction |
| A | Accumulator or Accumulator addressing mode | * | Multiplication |
| BIT, A | Accumulator bit addressing mode | 1 | Division |
| BIT, A, R | Accumulator bit relative addressing mode | $\wedge$ | Logical OR |
| ZP | Zero page addressing mode | V | Logical AND |
| BIT, ZP | Zero page bit addressing mode | $\forall$ | Logical exclusive OR |
| BIT, ZP, R | Zero page bit relative addressing mode | - | Negation |
| ZP, X | Zero page X addressing mode | $\leftarrow$ | Shows direction of data flow |
| ZP, Y | Zero page Y addressing mode | X | Index register X |
| ABS | Absolute addressing mode | Y | Index register Y |
| ABS, $X$ | Absolute X addressing mode | S | Stack pointer |
| ABS, Y | Absolute Y addressing mode | PC | Program counter |
| IND | Indirect absolute addressing mode | PS | Processor status register |
|  |  | РСН | 8 high-order bits of program counter |
| ZP, IND | Zero page indirect absolute addressing mode | PCL | 8 low-order bits of program counter |
|  |  | ADH | 8 high-order bits of address |
| IND, X | Indirect X addressing mode | ADL | 8 low-order bits of address |
| IND, Y | Indirect Y addressing mode | FF | FF in Hexadecimal notation |
| REL | Relative addressing mode | nn | Immediate value |
| SP | Special page addressing mode | zz | Zero page address |
| C | Carry flag | M | Memory specified by address designation of any addressing mode |
| I | Interrupt disable flag Decimal mode flag | $\mathrm{M}(\mathrm{X})$ | Memory of address indicated by contents of index register X |
| B T | Break flag X-modified arithmetic mode flag | M(S) | Memory of address indicated by contents of stack pointer |
| V | Overflow flag | $\mathrm{M}(\mathrm{ADH}, \mathrm{ADL})$ | Contents of memory at address indicated by ADH and |
| N | Negative flag |  | ADL, in ADH is 8 high-order bits and ADL is 8 low-order bits. |
|  |  | $\mathrm{M}(00, \mathrm{ADL})$ | Contents of address indicated by zero page ADL |
|  |  | Ai | Bit i ( $\mathrm{i}=0$ to 7) of accumulator |
|  |  | Mi | Bit i $(\mathrm{i}=0$ to 7) of memory |
|  |  | OP | Opcode |
|  |  | n | Number of cycles |
|  |  | \# | Number of bytes |

### 3.11 List of instruction code

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | BRK | $\begin{gathered} \text { ORA } \\ \text { IND, } X \end{gathered}$ | $\begin{gathered} \text { JSR } \\ \text { ZP, IND } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & 0, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 0, \mathrm{ZP} \end{aligned}$ | PHP | ORA <br> IMM | $\begin{gathered} \text { ASL } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 0, \mathrm{~A} \end{aligned}$ | - | ORA ABS | $\begin{aligned} & \text { ASL } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 0, \mathrm{ZP} \end{aligned}$ |
| 0001 | 1 | BPL | $\begin{gathered} \text { ORA } \\ \text { IND, } Y \end{gathered}$ | CLT | $\begin{gathered} \mathrm{BBC} \\ 0, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & \mathrm{0}, \mathrm{ZP} \end{aligned}$ | CLC | $\left\|\begin{array}{c} \text { ORA } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | $\begin{gathered} \text { DEC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & \mathbf{0 , A} \end{aligned}$ | - | $\left\|\begin{array}{c} \text { ORA } \\ \text { ABS, } x \end{array}\right\|$ | $\begin{gathered} \mathrm{ASL} \\ \mathrm{ABS}, \mathrm{x} \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & \mathbf{0 , Z P} \end{aligned}$ |
| 0010 | 2 | $\begin{aligned} & \text { JSR } \\ & \text { ABS } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { IND, } \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { JSR } \\ & \text { SP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 1, A } \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { ROL } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & \text { 1, ZP } \end{aligned}$ | PLP | AND <br> IMM | $\underset{\mathrm{A}}{\mathrm{ROL}}$ | $\begin{aligned} & \text { SEB } \\ & 1, A \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ROL } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 1, \mathrm{ZP} \end{aligned}$ |
| 0011 | 3 | BMI | $\begin{aligned} & \text { AND } \\ & \text { IND, } \mathrm{Y} \end{aligned}$ | SET | $\begin{gathered} \mathrm{BBC} \\ 1, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { AND } \\ & \text { ZP, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { ROL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & \text { 1, ZP } \end{aligned}$ | SEC | $\left\|\begin{array}{c} \text { AND } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | $\begin{gathered} \text { INC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 1, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { LDM } \\ & \text { ZP } \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { AND } \\ \text { ABS, } x \end{gathered}\right.$ | $\left\|\begin{array}{c} \mathrm{ROL} \\ \mathrm{ABS}, \mathrm{x} \end{array}\right\|$ | $\begin{aligned} & \text { CLB } \\ & 1, \mathrm{ZP} \end{aligned}$ |
| 0100 | 4 | RTI | $\begin{aligned} & \text { EOR } \\ & \text { IND, } X \end{aligned}$ | STP | $\begin{aligned} & \text { BBS } \\ & \text { 2, A } \end{aligned}$ | $\begin{gathered} \text { COM } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { EOR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 2, ZP } \end{aligned}$ | PHA | EOR <br> IMM | $\underset{\text { A }}{\text { LSR }}$ | $\begin{aligned} & \text { SEB } \\ & \text { 2, A } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { EOR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 2, \mathrm{ZP} \end{aligned}$ |
| 0101 | 5 | BVC | $\begin{aligned} & \text { EOR } \\ & \text { IND, } Y \end{aligned}$ | - | $\begin{aligned} & \text { BBC } \\ & 2, A \end{aligned}$ | - | $\begin{aligned} & \text { EOR } \\ & \text { ZP. } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 2, \mathrm{ZP} \end{aligned}$ | CLI | $\left\|\begin{array}{c} \text { EOR } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | - | $\begin{aligned} & \text { CLB } \\ & \text { 2, A } \end{aligned}$ | - | $\left\|\begin{array}{c} \text { EOR } \\ \text { ABS, } x \end{array}\right\|$ | $\left\lvert\, \begin{gathered} \text { LSR } \\ \text { ABS, } x \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 2, \mathrm{ZP} \end{aligned}$ |
| 0110 | 6 | RTS | $\begin{aligned} & \text { ADC } \\ & \text { IND, } X \end{aligned}$ | $\begin{aligned} & \text { MUL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 3, A \end{gathered}$ | $\begin{aligned} & \text { TST } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 3, \mathrm{ZP} \end{aligned}$ | PLA | ADC <br> IMM | $\begin{gathered} \text { ROR } \\ \text { A } \end{gathered}$ | $\begin{gathered} \text { SEB } \\ 3, A \end{gathered}$ | JMP IND | $\begin{aligned} & \text { ADC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 3, \mathrm{ZP} \end{aligned}$ |
| 0111 | 7 | BVS | $\begin{gathered} \text { ADC } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \mathrm{BBC} \\ 3, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { ADC } \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 3, \mathrm{ZP} \end{aligned}$ | SEI | $\left\|\begin{array}{c} A D C \\ A B S, ~ \\ Y \end{array}\right\|$ | - | $\begin{aligned} & \text { CLB } \\ & 3, \mathrm{~A} \end{aligned}$ | - | $\left\|\begin{array}{c} A D C \\ A B S \end{array}\right\|$ | $\left\|\begin{array}{c} \text { ROR } \\ \text { ABS, } x \end{array}\right\|$ | $\begin{aligned} & \text { CLB } \\ & 3, \mathrm{ZP} \end{aligned}$ |
| 1000 | 8 | BRA | $\begin{gathered} \text { STA } \\ \text { IND, } X \end{gathered}$ | $\begin{aligned} & \text { RRF } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 4, \text { A } \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 4, \mathrm{ZP} \end{aligned}$ | DEY | - | TXA | $\begin{aligned} & \text { SEB } \\ & 4, A \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 4, \mathrm{ZP} \end{aligned}$ |
| 1001 | 9 | BCC | $\begin{gathered} \text { STA } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \text { BBC } \\ 4, A \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP, X } \end{aligned}$ | $\begin{gathered} \text { STX } \\ \text { ZP, Y } \end{gathered}$ | $\begin{aligned} & \text { BBC } \\ & 4, \mathrm{ZP} \end{aligned}$ | TYA | $\left\|\begin{array}{c} \text { STA } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | TXS | $\begin{aligned} & \text { CLB } \\ & 4, A \end{aligned}$ | - | $\left\lvert\, \begin{gathered} \text { STA } \\ \text { ABS, } x \end{gathered}\right.$ | - | $\begin{aligned} & \text { CLB } \\ & 4, \mathrm{ZP} \end{aligned}$ |
| 1010 | A | LDY <br> IMM | $\begin{aligned} & \text { LDA } \\ & \text { IND, } X \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { IMM } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 5, \text { A } \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 5, \mathrm{ZP} \end{aligned}$ | TAY | LDA <br> IMM | TAX | $\begin{gathered} \text { SEB } \\ 5, A \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 5, \mathrm{ZP} \end{aligned}$ |
| 1011 | B | BCS | $\begin{aligned} & \text { LDA } \\ & \text { IND, } Y \end{aligned}$ | $\begin{gathered} \text { JMP } \\ \mathrm{ZP}, \text { IND } \end{gathered}$ | $\begin{gathered} \text { BBC } \\ 5, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ZP, Y } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 5, \mathrm{ZP} \end{aligned}$ | CLV | $\left\|\begin{array}{c} \text { LDA } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | TSX | $\begin{aligned} & \text { CLB } \\ & 5, \mathrm{~A} \end{aligned}$ | $\left\|\begin{array}{c} \text { LDY } \\ \text { ABS, } X \end{array}\right\|$ | $\begin{gathered} \text { LDA } \\ \text { ABS, } \mathrm{x} \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { LDX } \\ \text { ABS, } \mathrm{Y} \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 5, \mathrm{ZP} \end{aligned}$ |
| 1100 | C | CPY IMM | $\begin{gathered} \text { CMP } \\ \text { IND, X } \end{gathered}$ | WIT | $\begin{aligned} & \text { BBS } \\ & 6, \text { A } \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 6, \mathrm{ZP} \end{aligned}$ | INY | CMP IMM | DEX | $\begin{aligned} & \text { SEB } \\ & 6, A \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { ABS } \end{aligned}$ | DEC ABS | $\begin{aligned} & \text { SEB } \\ & 6, \mathrm{ZP} \end{aligned}$ |
| 1101 | D | BNE | $\begin{gathered} \text { CMP } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \mathrm{BBC} \\ 6, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { CMP } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \mathrm{DEC} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 6, \mathrm{ZP} \end{aligned}$ | CLD | $\left\|\begin{array}{c} \text { CMP } \\ \text { ABS, } \mathrm{Y} \end{array}\right\|$ | - | $\begin{aligned} & \text { CLB } \\ & 6, A \end{aligned}$ | - | $\left\|\begin{array}{c} \text { CMP } \\ \text { ABS, } x \end{array}\right\|$ | $\left\|\begin{array}{c} \mathrm{DEC} \\ \mathrm{ABS}, \mathrm{x} \end{array}\right\|$ | $\begin{aligned} & \text { CLB } \\ & 6, \mathrm{ZP} \end{aligned}$ |
| 1110 | E | CPX IMM | $\begin{array}{\|} \text { SBC } \\ \text { IND, } X \end{array}$ | $\begin{aligned} & \text { DIV } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 7, A } \end{aligned}$ | $\begin{gathered} \text { CPX } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { SBC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 7, \mathrm{ZP} \end{aligned}$ | INX | SBC <br> IMM | NOP | $\begin{aligned} & \text { SEB } \\ & 7, A \end{aligned}$ | $\begin{aligned} & \text { CPX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 7, \mathrm{ZP} \end{aligned}$ |
| 1111 | F | BEQ | $\begin{gathered} \text { SBC } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{aligned} & \text { BBC } \\ & 7, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{gathered} \text { INC } \\ \mathrm{ZP}, \mathrm{X} \end{gathered}$ | $\begin{aligned} & \mathrm{BBC} \\ & 7, \mathrm{ZP} \end{aligned}$ | SED | $\left\|\begin{array}{c} \mathrm{SBC} \\ \mathrm{ABS}, \mathrm{Y} \end{array}\right\|$ | - | $\begin{aligned} & \text { CLB } \\ & 7, \mathrm{~A} \end{aligned}$ | - | $\left\|\begin{array}{c} S B C \\ A B S, x \end{array}\right\|$ | $\left\lvert\, \begin{gathered} \text { INC } \\ \text { ABS, } x \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 7, \mathrm{ZP} \end{aligned}$ |

$\square$ : 3-byte instruction
$\square$ : 2-byte instruction
$\square$ : 1-byte instruction

## APPENDIX

### 3.12 SFR memory map

### 3.12 SFR memory map

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (POD) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| 000A16 |  |
| 000B16 |  |
| $000 \mathrm{C}_{16}$ |  |
| 000D16 |  |
| 000E16 |  |
| 000F16 |  |
| 001016 |  |
| 001116 |  |
| 001216 |  |
| 001316 |  |
| 001416 |  |
| 001516 | Reserved * |
| 001616 | Reserved * |
| 001716 | Reserved* |
| 001816 | Transmit/Receive buffer register (TB/RB) |
| 001916 | Serial I/O status register (SIOSTS) |
| 001A16 | Serial I/O control register (SIOCON) |
| 001B16 | UART control register (UARTCON) |
| $001 \mathrm{C}_{16}$ | Baud rate generator (BRG) |
| 001D16 | PWM control register (PWMCON) |
| 001E16 | PWM prescaler (PREPWM) |
| 001F16 | PWM register (PWM) |


| 002016 | Prescaler 12 (PRE12) |
| :---: | :---: |
| 002116 | Timer 1 (T1) |
| 002216 | Timer 2 (T2) |
| 002316 | Timer XY mode register (TM) |
| 002416 | Prescaler X (PREX) |
| 002516 | Timer X (TX) |
| 002616 | Prescaler Y (PREY) |
| 002716 | Timer Y (TY) |
| 002816 | Timer count source selection register (TCSS) |
| 002916 |  |
| 002A16 |  |
| 002B16 | ${ }^{2} \mathrm{C}$ data shift register (SO) |
| 002C16 | $\mathrm{I}^{2} \mathrm{C}$ address register (S0D) |
| 002D16 | $\mathrm{I}^{2} \mathrm{C}$ status register (S1) |
| 002E16 | $1^{2} \mathrm{C}$ control register (S1D) |
| 002F16 | $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2) |
| 003016 | $\mathrm{I}^{2} \mathrm{C}$ start/stop condition control register (S2D) |
| 003116 | Reserved* |
| 003216 |  |
| 003316 |  |
| 003416 | A-D control register (ADCON) |
| 003516 | A-D conversion low-order register (ADL) |
| 003616 | A-D conversion high-order register (ADH) |
| 003716 |  |
| 003816 | MISRG |
| 003916 | Watchdog timer control register (WDTCON) |
| 003A16 | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |

### 3.13 Pin configurations

## PIN CONFIGURATION (TOP VIEW)



Package type: FP $\qquad$ 42P2R-A (42-pin plastic-molded SSOP)
Package type: SP 42P4B (42-pin shrink plastic-molded DIP)

Fig. 3.13.1 M38513M4-XXXFP/SP pin configuration

## APPENDIX

3.13 Pin configurations

## MEMORANDUM

MITSUBISHI SEMICONDUCTORS USER'S MANUAL
3850/3851 Group

[^2]This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.
©1998 MITSUBISHI ELECTRIC CORPORATION


[^0]:    *2 bit managing instructions: SEB, and CLB instructions

[^1]:    Note : When $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001 A 16 is " 1 " (clock synchronous).
    Divide this value by four when $f(X I N)=8 \mathrm{MHz}$ and bit 6 of address 001 A 16 is " 0 " (UART)

[^2]:    Oct. First Edition 1998

    Editioned by
    Committee of editing of Mitsubishi Semiconductor USER'S MANUAL
    Published by
    Mitsubishi Electric Corp., Semiconductor Marketing Division

