

UNISONIC TECHNOLOGIES CO., LTD

CD4541

PROGRAMMABLE TIMER

DESCRIPTION

The **CD4541** programmable timer comprise a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, output control logic, and a special power-on reset circuit. The counter divides the oscillator frequency by any of 4 digitally controlled division ratios.

FEATURES

- * Operates at 2ⁿ frequency divider or as single transition timer
- * Increments on positive edge clock transitions
- * Wide supply voltage range: 3.0V ~ 15V
- * Built-in low power RC oscillator
- * Oscillator frequency range ~ DC to 100 kHz
- * External clock applied to Pin 3 can be used instead of oscillator
- * Available division ratios 2⁸, 2¹⁰, 2¹³, or 2¹⁶
- * High noise immunity: 0.45 V_{DD} (typ)
- * Master reset totally independent of automatic reset operation
- * Automatic reset initializes all counters when power turns on
- * Q/Q select provides output logic level flexibility
- * High output drive min. one TTL load
- * Maximum input leakage 1µA at 15V over full temperature range

ORDERING INFORMATION

Ordering	Daakaga	Deaking	
Lead Free	Lead Free Halogen Free		Packing
CD4541L-D14-T	CD4541L-D14-T CD4541G-D14-T		Tube
CD4541L-S14-R	CD4541G-S14-R	SOP-14	Tape Reel
CD4541L-S14-T	CD4541G-S14-T	SOP-14	Tube
CD4541L-P14-R	CD4541G-P14-R	TSSOP-14	Tape Reel
CD4541L-P14-T	CD4541G-P14-T	TSSOP-14	Tube



CMOS IC

CD4541

■ PIN CONFIGURATION



TRUTH TABLE

PIN	STATE			
	0	1		
5	Auto Reset Operating	Auto Reset Disabled		
6	Timer Operational	Master Reset On		
9	Output Initially Low after Reset	Output Initially High after Reset		
10	Single Cycle Mode	Recycle Mode		

DIVISION RATIO TABLE

А	В	Number of Counter Stages n	Count 2 ⁿ
0	0	13	8192
0	1	10	1024
1	0	8	256
1	1	16	65536

BLOCK DIAGRAM





■ ABSOLUTE MAXIMUM RATING

PARAMETER		SYMBOL	RATINGS	UNIT	
Supply Voltage		V _{DD}	-0.5 ~ +18	V	
Input Voltage		V _{IN}	-0.5 ~ V _{DD} +0.5	V	
Power Dissipation	DIP-14	D	700		
	SOP-14/ TSSOP-14	PD	500	mvv	
Junction Temperature		TJ	125	°C	
Operating Temperature		T _{OPR}	-20 ~ +85	°C	
Storage Temperature		T _{STG}	-40 ~ +150	°C	

Notes: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{DD}	3 ~ 15	V
Input Voltage	V _{IN}	0 ~ V _{DD}	V
Operating Temperature	T _{OPR}	-40 ~ +85	°C

■ DC ELECTRICAL CHARACTERISTICS (T_A=25°C, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		V_{DD} = 5V, V_{IN} = V_{DD} or V_{SS}		0.005	20		
Quiescent Device Current	I _{DD}	V_{DD} =10V, V_{IN} = V_{DD} or V_{SS}		0.010	40	μA	
		V_{DD} =15V, V_{IN} = V_{DD} or V_{SS}		0.015	80		
		V _{DD} =5V		0	0.05		
Low Level Output Voltage	V _{OL}	V _{DD} =10V, I I _O I<1µA		0	0.05	V	
		V _{DD} =15V		0	0.05		
		V _{DD} =5V	4.95	5			
High Level Output Voltage	V _{OH}	V _{DD} =10V, I I _O I<1µA	9.95	10		V	
		V _{DD} =15V	14.95	15			
		V_{DD} =5V, V_{O} =0.5V or 4.5V		2	1.5		
Low Level Input Voltage	V _{IL}	V _{DD} =10V, V _O =1.0V or 9.0V		4	3.0	V	
		V _{DD} =15V, V _O =1.5V or 13.5V		6	4.0		
		V_{DD} =5V, V_{O} =0.5V or 4.5V	3.5	3			
High Level Input Voltage	V _{IH}	V _{DD} =10V, V _O =1.0V or 9.0V	7.0	6		V	
		V _{DD} =15V, V _O =1.5V or 13.5V	11.0	9			
		V_{DD} =5V, V_{O} =0.4V	1.96	3.6			
Low Level Output Current (Note 1)	I _{OL}	V _{DD} =10V, V _O =0.5V	2.66	9.0		mA	
		V _{DD} =15V, V _O =1.5V	10.4	34.0			
		V_{DD} =5V, V_{O} =2.5V	4.27	130			
High Level Output Current (Note 1)	I _{OH}	V _{DD} =10V, V _O =9.5V	2.25	8.0		mA	
		V _{DD} =15V, V _O =13.5V	8.8	30.0			
Input Current		V _{DD} =15V, V _{IN} =0V		-10 ⁻⁵	-0.3		
	IIN	V _{DD} =15V, V _{IN} =15V		10 ⁻⁵	0.3	μΑ	

Notes: 1. I_{OH} and I_{OL} are tested one output at a time.



CD4541

■ AC ELECTRICAL CHARACTERISTICS (Note 1, T_A=25°C, C_L=50pF (refer to test circuits))

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _{DD} =5V		50	200	
Output Rise Time	t _{тLH}	V _{DD} =10V		30	100	ns
		V _{DD} =15V		25	80	
	t _{THL}	V _{DD} =5V		50	200	
Output Fall Time		V _{DD} =10V		30	100	ns
		V _{DD} =15V		25	80	
Turn Off Turn On Dranagation		V _{DD} =5V		1.8	4.0	
Polax Clock to $O(2^8 \text{ Output})$	t _{PLH} , t _{PHL}	V _{DD} =10V		0.6	1.5	μs
		V _{DD} =15V		0.4	1.0	
Turn On Turn Off Dropagation	t _{PHL} , t _{PLH}	V _{DD} =5V		3.2	8.0	μs
Polax Clock to $O(2^{16} \text{ Output})$		V _{DD} =10V		1.5	3.0	
		V _{DD} =15V		1.0	2.0	
	t _{WH(CL)}	V _{DD} =5V	400	200		ns
Clock Pulse Width		V _{DD} =10V	200	100		
		V _{DD} =15V	150	70		
		V _{DD} =5V		2.5	1.0	
Clock Pulse Frequency	f _{CL}	V _{DD} =10V		6.0	3.0	MHz
		V _{DD} =15V		8.5	4.0	
		V _{DD} =5V	400	170		
MR Pulse Width	t _{WH(R)}	V _{DD} =10V	200	75		ns
		V _{DD} =15V	150	50		
Average Input Capacitance	Cı	Any Input		5.0	7.5	pF
Power Dissipation Capacitance	C _{PD}	(Note 2)		100		pF

Notes: 1. AC Parameters are guaranteed by DC correlated testing.

2. C_{PD} determines the no load AC power consumption of any CMOS device.



OPERATING CHARACTERISTICS

With Auto Reset pin set to a "0" the counter circuit is initialized by turning on power. Or with power already on, the counter circuit is reset when the Master Reset pin is set to a "1". Both types of reset will result in synchronously resetting all counter stages independent of counter state.

The RC oscillator frequency is determined by the external RC network, i.e.:

$$f=\frac{1}{2.3 R_{TC}C_{TC}} \text{ if } (1 \text{ kHz} \le f \le 100 \text{ kHz})$$

and RS ~ 2 R_{TC} where RS \geq 10 k Ω

The time select inputs (A and B) provide a two-bit address to output any one of four counter stages $(2^8, 2^{10}, 2^{13}, and 2^{16})$. The 2ⁿ counts as shown in the Division Ratio Table represent the Q output of the Nth stage of the counter. When A is "1", 2¹⁶ is selected for both states of B.

However, when B is "0", normal counting is interrupted and the 9th counter stage receives its clock directly from the oscillator (i.e., effectively outputting 2^8).

The Q/\overline{Q} select output control pin provides for a choice of output level. When the counter is in a reset condition and Q/Q select pin is set to a "0" the Q output is a "0". Correspondingly, when Q/\overline{Q} select pin is set to a "1" the Q output is a "1".

When the mode control pin is set to a "1", the selected count is continually transmitted to the output. But, with mode pin "0" and after a reset condition the RS flip-flop resets (see Logic Diagram), counting commences and after 2^{n-1} counts the RS flip-flop sets which causes the output to change state. Hence, after another 2^{n-1} counts the output will not change. Thus, a Master Reset pulse must be applied or a change in the mode pin level is required to reset the single cycle operation.







Oscillator Circuit Using RC Configuration





TEST CIRCUIT AND WAVEFORMS





UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

