## Differential Drivers for High Speed ADCs Overview

## DIFFERENTIAL DRIVER BASICS

Many high performance ADCs are now being designed with differential inputs. A fully differential ADC design offers the advantages of good common-mode rejection, reduction in second-order distortion products, and simplified dc trim algorithms. Although they can be driven single-ended, a fully differential driver usually optimizes overall performance.

The reduction in second-order distortion products inherent in differential designs can be illustrated as follows. The distortion products are modeled by expressing the transfer functions of the circuit as a power series.

Taking a generic expansion of the outputs and assuming matched amplifiers, we get:

$$
\begin{align*}
& \mathrm{V}_{\text {OUT }+}=\mathrm{k}_{1}\left(\mathrm{~V}_{\text {IN }}\right)+\mathrm{k}_{2}\left(\mathrm{~V}_{\text {IN }}\right)^{2}+\mathrm{k}_{3}\left(\mathrm{~V}_{\text {IN }}\right)^{3}+\ldots  \tag{Eq. 1}\\
& \mathrm{V}_{\text {OUT }-}=\mathrm{k}_{1}\left(-\mathrm{V}_{\text {IN }}\right)+\mathrm{k}_{2}\left(-\mathrm{V}_{\text {IN }}\right)^{2}+\mathrm{k}_{3}\left(-\mathrm{V}_{\text {IN }}\right)^{3}+\ldots \tag{Eq. 2}
\end{align*}
$$

Taking the differential output:

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }+}-\mathrm{V}_{\text {OUT }-}=2 \mathrm{k}_{1}\left(\mathrm{~V}_{\text {IN }}\right)+2 \mathrm{k}_{3}\left(\mathrm{~V}_{\mathrm{IN}}\right)^{3}+\ldots \tag{Eq. 3}
\end{equation*}
$$

where $\mathrm{k}_{1}, \mathrm{k}_{2}$ and $\mathrm{k}_{3}$ are constants.
The quadratic terms gives rise to second-order harmonic distortion, the cubic terms gives rise to third-order harmonic distortion, and so on. In a fully-differential amplifier, the odd-order terms retain their polarity, while the even-order terms are always positive. When the differential is taken, the even order terms cancel as shown in Eq. 3. The third-order terms are not affected.

One of the most common ways to drive a differential input ADC is with a transformer. However, there are many applications where the ADCs cannot be driven with transformers because the frequency response must extend to dc. In these cases, differential drivers are required. In cases where significant signal gain is required ahead of the ADCs, differential amplifiers offer a good solution. Although providing "noiseless" voltage gain, transformers with turns ratios greater than two generally suffer from bandwidth and distortion issues, especially at IF frequencies.

A block diagram of the AD813x and ADA493x family of fully differential amplifiers optimized for ADC driving is shown in Figure 1. Figure 1A shows the details of the internal circuit, and Figure 1B shows the equivalent circuit. The gain is set by the external resistors $R_{F}$ and $R_{G}$, and the common-mode voltage is set by the voltage on the $\mathrm{V}_{\mathrm{OCM}}$ pin. The internal common-mode feedback forces the $V_{\text {out }}$ and $V_{\text {out- }}$ outputs to be balanced, i.e., the signals at the two outputs are always equal in amplitude but $180^{\circ}$ out of phase per the equation,

$$
\begin{equation*}
\mathrm{V}_{\text {OCM }}=\left(\mathrm{V}_{\text {OUT }+}+\mathrm{V}_{\text {OUT- }}\right) / 2 . \tag{Eq. 4}
\end{equation*}
$$


(B) EQUIVALENT CIRCUIT:


Figure 1: AD813x, AD493x Differential ADC Driver
Functional Diagram and Equivalent Circuit
The AD813x and ADA493x uses two feedback loops to separately control the differential and common-mode output voltages. The differential feedback, set with external resistors, controls only the differential output voltage. The common-mode feedback controls only the commonmode output voltage. This architecture makes it easy to arbitrarily set the output common-mode level in level shifting applications. It is forced, by internal common-mode feedback, to be equal to the voltage applied to the $V_{\text {OCM }}$ input, without affecting the differential output voltage. The result is nearly perfectly balanced differential outputs of identical amplitude and exactly $180^{\circ}$ apart in phase over a wide frequency range. The circuit can be used with either a differential or a single-ended input, and the voltage gain is equal to the ratio of $\mathrm{R}_{\mathrm{F}}$ to $\mathrm{R}_{\mathrm{G}}$.

The circuit can be analyzed using the assumptions and procedures summarized in Figure 2. As in the case of op amp circuit dc analysis, one can first make the assumption that the currents into the inverting and non-inverting input are zero (i.e., the input impedances are high relative to the values of the feedback resistors). The second assumption is that feedback forces the noninverting and inverting input voltages to be equal. The third assumption is that the output voltages are $180^{\circ}$ out of phase and symmetrical about $V_{\text {Ocm. }}$.


Figure 2: Analyzing Voltage Levels in Differential Amplifiers
Even if the external feedback networks $\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{G}}\right)$ are mismatched, the internal common-mode feedback loop will still force the outputs to remain balanced. The amplitudes of the signals at each output will remain equal and $180^{\circ}$ out of phase. The input-to-output differential-mode gain will vary proportionately to the feedback mismatch, but the output balance will be unaffected. Ratio matching errors in the external resistors will result in a degradation of the circuit's ability to reject input common-mode signals, much the same as for a four-resistor difference amplifier made from a conventional op amp.

Also, if the de levels of the input and output common-mode voltages are different, matching errors will result in a small differential-mode output offset voltage. For the $\mathrm{G}=1$ case with a ground-referenced input signal and the output common-mode level set for 2.5 V , an output offset of as much as 25 mV ( $1 \%$ of the difference in common-mode levels) can result if $1 \%$ tolerance resistors are used. Resistors of $1 \%$ tolerance will result in a worst case input CMR of about 40 dB , worst case differential mode output offset of 25 mV due to 2.5 V level-shift, and no significant degradation in output balance error.

The effective input impedance of a circuit, such as the one in Figure 2, at $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN- }}$ will depend on whether the amplifier is being driven by a single-ended or differential signal source. For balanced differential input signals, the input impedance ( $\mathrm{R}_{\mathrm{IN}, \mathrm{dm}}$ ) between the inputs ( $\mathrm{V}_{\mathrm{IN}+}$ and $\mathrm{V}_{\mathrm{IN}-}$ ) is simply:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{IN}, \mathrm{dm}}=2 \times \mathrm{R}_{\mathrm{G}} \tag{Eq. 5}
\end{equation*}
$$

In the case of a single-ended input signal (for example, if $\mathrm{V}_{\text {IN- }}$ is grounded, and the input signal is applied to $\mathrm{V}_{\mathrm{IN}+}$ ), the input impedance becomes:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{IN}, \mathrm{sem}}=\left(\frac{\mathrm{R}_{\mathrm{G}}}{1-\frac{\mathrm{R}_{\mathrm{F}}}{2 \times\left(\mathrm{R}_{\mathrm{G}}+\mathrm{R}_{\mathrm{F}}\right)}}\right) \tag{Eq. 6}
\end{equation*}
$$

The circuit's single-ended input impedance is effectively higher than it would be for a conventional op amp connected as an inverter, because a fraction of the differential output voltage appears at the inputs as a common-mode signal, partially bootstrapping the voltage across the input resistor $\mathrm{R}_{\mathrm{G}}$.

Figure 3 shows some of the possible configurations for the AD813x differential amplifier. Figure 3A is the standard configuration which utilizes two feedback networks, characterized by feedback factors $\beta 1$ and $\beta 2$, respectively. Note that each feedback factor can vary anywhere between 0 and 1 .


Figure 3: Some Configurations for Differential Amplifiers
Figure 3B shows a configuration where there is no feedback from $V_{\text {Out- }}$ to $\mathrm{V}+$, i.e., $\beta 1=0$. In this case, $\beta 2$ determines the amount of $\mathrm{V}_{\text {OUT+ }}$ that is fed back to $\mathrm{V}-$, and the circuit is similar to a non-inverting op amp configuration, except for the presence of the additional complementary output. Therefore, the overall gain is twice that of a non-inverting op amp, or $2 \times\left(1+\mathrm{R}_{\mathrm{F} 2} / \mathrm{R}_{\mathrm{G} 2}\right)$, or $2 \times(1 / \beta 2)$.

Figure 3C shows a circuit where $\beta 1=0$ and $\beta 2=1$. This circuit is essentially provides a resistorless gain of 2 .

Figure 3D shows a circuit where $\beta 2=1$, and $\beta 1$ is determined by $R_{F 1}$ and $R_{G 1}$. The gain of this circuit is always less than 2 .

Finally, the circuit of Figure 3 E has $\beta 2=0$, and is very similar to a conventional inverting op amp, except for the additional complementary output at $V_{\text {OUT }+ \text {. }}$

## DIFFERENTIAL DRIVER/RECEIVER APPLICATIONS

The $\underline{\text { AD813x/ADA493x-series are also well suited to balanced differential line driving as shown }}$ in Figure 4 where the $\underline{\operatorname{AD} 8132}$ drives a $100-\Omega$ twisted pair cable. The AD8132 is configured as a gain of 2 driver to account for the factor of 2 loss due to the source and load terminated cable. In this configuration, the bandwidth of the AD8132 is approximately 160 MHz .


Figure 4: High Speed Differential Line Driver, Line Receiver Applications

The line receiver is an AD8130 differential receiver which has a unique architecture called "active feedback" to achieve approximately 70 dB common-mode rejection at 10 MHz . For a gain of 1, the AD8130 has a 3 dB bandwidth of approximately 270 MHz .

The AD8130 utilizes two identical input transconductance $\left(\mathrm{g}_{\mathrm{m}}\right)$ stages whose output currents are summed together at a high impedance node and then buffered to the output. The output currents of the two $\mathrm{g}_{\mathrm{m}}$ stages must be equal but opposite in sign, therefore, the respective input voltages must also be equal but opposite in sign. The differential input signal is applied to one of the
stages $\left(G_{M 1}\right)$, and negative feedback is applied to the other $\left(G_{M 2}\right)$ as in a traditional op amp. The gain is equal to $1+\mathrm{R} 2 / \mathrm{R} 1$. The $\mathrm{G}_{\mathrm{M} 1}$ stage therefore provides a truly balanced input for the terminated twisted pair for the best common-mode rejection.

A number of triple drivers are available for driving RGB signals over CAT-5 cable such as the AD8133, AD8134, AD8146, AD8147, AD8148.

Corresponding triple receivers are also available, including the AD8143 and AD8145. The $\underline{\text { AD8123 (Triple) and AD8128 (Single) receivers also include adjustable line equalization. }}$

## APPLICATION EXAMPLE: ADA4937-1 DIFFERENTIAL AMPLIFIER DRIVING AD6645 14-bit 80/105MSPS ADC

The $\underline{A D 813 x}$ and $\underline{\text { ADA493x }}$ family of differential drivers are suitable for use in dc or ac coupled applications with voltage gains of 1 to $4(0 \mathrm{~dB}$ to 12 dB$)$ and frequencies up to about 100 MHz (depending on the particular member of the family). They are especially useful as low distortion dc-coupled single-ended to differential converters for driving differential input ADCs. The V ${ }_{\text {OCM }}$ feature can be used to level shift bipolar signals to match the common-mode input voltage of the ADC. Details of the circuit analysis of dc drivers and selection of resistor values is given in MTxxx. The ADIsimDiffAmp design tool, is also available to facilitate these designs.

The ADA4937-1 is one of the latest in the series of differential amplifiers and is optimized for operation on a single +5 V supply. Figure 5 shows it is used as a level shifter to drive the AD6645 14-bit 80/105 MSPS ADC. (The ADA4939-1 is a similar part optimized for voltage gains $\geq 2$ ).


Figure 5: ADA4937-1 Driving AD6645 in +5 V DC-Coupled Application

The circuit shown in Figure 5 will now be carefully analyzed in terms of signal swings and common-mode voltage levels. This is necessary to ensure all voltages fall within the allowable ranges specified by the devices.

The AD6645 operates on a 2.2 V p-p differential signal with a common-mode voltage of +2.4 V . This means that each output of the ADA4937 must swing between 1.85 V and 2.95 V which is within the output drive capability of the ADA4937-1 operating on a single +5 V supply.

The input signals must therefore swing between 1.025 V and 1.575 V which falls within the allowable input range of the ADA4937-1 operating on a single +5 V supply.

The input to the circuit is driven from a $50 \Omega$ source. The "bootstrapped" input impedance in the single-ended configuration is approximately $267 \Omega$. The $61.5 \Omega$ input termination resistor in parallel with the $267 \Omega$ gain setting resistor makes the overall impedance approximately $50 \Omega$. Note that a $228 \Omega$ resistor is inserted in series with the inverting input. This is to match the net impedance seen by the noninverting input ( $200 \Omega+61.5 \Omega \| 50 \Omega=200 \Omega+28 \Omega=228 \Omega$ ). Without this extra $28 \Omega$ matching resistor in series with the original $200 \Omega$ gain setting resistor, the unbalanced source impedances cause an unwanted differential offset voltage to appear at the output.

The increase in the bottom gain setting resistor from $200 \Omega$ to $228 \Omega$ requires that the feedback resistors be increased to $207 \Omega$ in order to maintain a gain of one. In practice, the nearest standard $1 \%$ resistors would be substituted for the calculated values. The ADIsimDiffAmp design tool is available to facilitate these designs and calculate the required resistor values for a specified gain and source impedance. The tool also checks for violations of the input and output common-mode range limits of the differential amplifier.

The output noise voltage spectral density of the ADA4937-1 is only $5 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$. This value includes the contributions of the feedback and gain resistors and is for $G=1$. Integrated over the input bandwidth of the AD6645 ( 270 MHz ), this yields an output noise of $103 \mu \mathrm{~V}$ rms. This corresponds to an SNR of 77.6 dB due to the amplifier. Note that the integration must be over the full input bandwidth of the ADC since there is no external noise filter.

The SNR of the AD6645 is 75 dB which corresponds to an input noise of $138 \mu \mathrm{~V} \mathrm{rms}$. The combined noise due to the op amp $(103 \mu \mathrm{~V})$ and the $\mathrm{ADC}(138 \mu \mathrm{~V})$ is $172 \mu \mathrm{~V}$, yielding an overall SNR of 73 dB .

If the full bandwidth of the AD6645 is not required, a single-pole noise reduction filter can be added by selecting an appropriate value for C .

## WIDEBAND AC COUPLED ADC DRIVERS FOR IF APPLICATIONS

In the example shown in Figure 6, we are digitizing a wideband signal with the AD9445 14-bit, 125 MSPS ADC and desire to preserve as much of the ADC input bandwidth as possible. Therefore there is no interstage noise filter.


Figure 6: AD8352 2GHz Differential Amplifier Driving AD9445 14-Bit, 125MSPS ADC

The AD9445 has 615 MHz input bandwidth and an SFDR of 95 dBc for a 100 MHz input. For the driver, we have chosen the AD8352 2 GHz bandwidth differential amplifier because it has a resistor programmable gain range of 3 db to 21 dB . The amplifier also has low noise ( 2.7 $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ referred to the input for a gain setting of 10 dB ) and low distortion ( 82 dBc HD 3 at 100 $\mathrm{MHz})$. The lower end of the bandwidth requirement is approximately 10 MHz .

Figure 6 shows the optimum circuit configuration for driving the AD9445 with the 2 GHz AD8352 in a wideband application. The balun converts the single-ended input to differential to drive the AD8352. Although it is possible to configure the AD8352 to accept a single-ended input (see AD8352 data sheet), optimum distortion performance is obtained if it is driven differentially as shown. The $C_{D} / R_{D}$ network is chosen to optimize the third-order intermodulation performance of the AD8352. The values are selected based on the desired gain and are given in the data sheet.

The circuit yields an SFDR of 83 dBc for a 98.9 MHz input signal sampled at 105 MSPS. The output noise spectral density of the AD 8352 for $\mathrm{G}=10$ is $8.5 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$. Since there is no input filter, this must be integrated over the entire 615 MHz input bandwidth of the AD9445. SNR of the combined amplifier and ADC is 67 dB .

## REFERENCES

1. Hank Zumbahlen, Basic Linear Design, Analog Devices, 2006, ISBN: 0-915550-28-1. Also available as Linear Circuit Design Handbook, Elsevier-Newnes, 2008, ISBN-10: 0750687037, ISBN-13: 9780750687034 . Chapter 2.
2. Walter G. Jung, $\underline{O p}$ Amp Applications, Analog Devices, 2002, ISBN 0-916550-26-5, Also available as $\underline{O p}$ Amp Applications Handbook, Elsevier/Newnes, 2005, ISBN 0-7506-7844-5. Chapter 3.
3. Walt Kester, Analog-Digital Conversion, Analog Devices, 2004, ISBN 0-916550-27-3, Chapter 6. Also available as The Data Conversion Handbook, Elsevier/Newnes, 2005, ISBN 0-7506-7841-0, Chapter 6.
4. Walt Kester, High Speed System Applications, Analog Devices, 2006, ISBN-10: 1-56619-909-3, ISBN-13: 978-1-56619-909-4, Chapter 2.
5. ADIsimDiffAmp , an Analog Devices' on-line interactive design tool for differential amplifiers.
[^0]
[^0]:    Copyright 2009, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers' products or for any infringements of patents or rights of others which may result from Analog Devices assistance. All trademarks and logos are property of their respective holders. Information furnished by Analog Devices applications and development tools engineers is believed to be accurate and reliable, however no responsibility is assumed by Analog Devices regarding technical accuracy and topicality of the content provided in Analog Devices Tutorials.

