DENSE-PAC

256Kx8 ROM/32Kx8 SRAM Combo Memory DP50CM232

DESCRIPTION:

The DP50CM232 is a combination memory chip consist of 2M-bit Read Only Memory organized as 256K words by 8 bits and a 256K-bit Static Random Access Memory organized as 32K words by 8 bits.

The device is fabricated using Dense-Pac's advanced CMOS low power process technology.

The DP50CM232 has an output enable input for precise control of the data outputs. It also has two (2) separate chip enable inputs for selection of either RAM or ROM and minimize current drain during power-down mode.

The DP50CM232 is particularly well suited for use in low voltage (1.8 - 3.3 V) operation such as pager and other hand held applications.

FEATURES:

- 256Kx8 ROM and 32Kx8 SRAM
- Wide Operating Voltage Range: 1.8-3.3V
- · Fast Access Times:

1.8 Volt Operation: 500ns (max.) 3.0 Volt Operation: 300ns (max.)

• Low Power Dissipation:

Standby


1.8 Volt Operation: .018mW (typ.) 3.0 Volt Operation: .10mW (typ.)

Operating


1.8 Volt Operation: 1.6mW (typ.)3.0 Volt Operation: 20mW (typ.)

- Fully Static Operation
 - No clock or refresh required
- Three State Outputs
- Standard 32-pin TSOP type 1 package

PIN NAMES					
A0 - A17	Address Inputs				
D0 - D7	Data Input/Output				
CE1, ROMCSB	ROM Enable Input				
CE2, RAMCSB	RAM Enable Input				
WE	Write Enable				
ŌĒ	Output Enable				
V _{DD}	Power (+5V)				
Vss	Ground				



	PIN-OUT DIAGRAM					
A11 1	(TOP VIEW)	32 OE 31 A10 30 C51 30 C51 29 D7 28 D6 27 D5 28 D6 27 D5 29 D4 25 D3 24 Vss 23 D2 22 D1 22 D1 20 A0 11 18 A2 11 A3				




30A183-00 REV. A This document contains information on a product that is currently released to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the right to change products or specifications herein without prior notice.

	ABSOLUTE MAXIMUM RATINGS 1						
Symbol	Parameter	Value	Unit				
V _{I/O}	Input/Output Voltage 2	-0.5 to V _{CC} +0.5	V				
Vcc	Voltage on V _{CC} Supply Relative to V _{SS}	-0.5 to +4.0	V				
PD	Power Dissipation	1.0	W				
TsTG	Storage Temperature	-65 to +150	°C				
TA	Operating Temperature	-20 to +70	°C				
T _{SDR}	Soldering Temperature & Time	260°C, 10sec. (Lead Only)	-				

RECOMMENDED OPERATING RANGE ¹							
Symbol	Characteri	stic	Min.	Max.	Unit		
Vcc	Supply Voltag	е	1.8	3.3	V		
Vss	Ground		0	0	V		
ViH	Input HIGH	1.8V	1.4	V _{CC} +0.5	v		
VIH	Input HIGH	3.0V	2.4	V _{CC} +0.5	\ \ \		
V	Input LOW	1.8V	-0.3	0.3			
VIL	Input LOW Voltage	3.0V	-0.3	0.3	V		

TEST CONDITIONS (TA = -20 to 70°C)					
PARAMETER	VAI	LUE			
PARAMETER	$V_{CC} = 1.8V$	$V_{CC} = 3.0V$			
Input Pulse Levels	0V to 3.0V	0V to 3.0V			
Input Pulse Rise and Fall Time (10% to 90% V _{CC})	5ns	5ns			
Input and Output Timing Reference Levels	0.90V	1.5V			
Output Load	$C_L = 100pF$	$C_L = 100pF$			

CAPACITANCE ³ : $T_A = 25$ °C, $F = 1.0$ MHz					
Symbol	Parameter	Max.	Condition	Unit	
CIN	Input	6	$V_{IN} = 0V$	рF	
CI/O	Data Input/Output	8	$V_{I/O} = 0V$	pF	



TRUTH TABLE						
Mode	Address	ROMCSB*	RAMCSB*	WE	ŌĒ	D0-D7
Standby	X	Н	Н	X	X	High-Z
Output Floating	A0-A17	L	Н	X	Н	High-Z
ROM Read	A0-A17	L	Н	X	L	Dout
Output Floating	Only A0-A14 are Valid **	Н	L	Н	Н	High-Z
RAM Read	Only A0-A14 are Valid **	Н	L	Н	L	Dout
RAM Write	Only A0-A14 are Valid **	Н	L	L	X	DiN

- H = HIGH L = LOW X = Don't Care


 * It is forbidden that ROMCSB pin and RAMCSB pin will be "0" at the same time.


 ** A15 A17 must be fixed to "L" or "H".

	DC OPERATING CHARACTERISTICS: Over operating ranges							
Symbol	Characteristics	Test Conditions	Vcc =	= 1.8V	$V_{CC} = 3$	3.0±0.3V	Unit	
Symbol	Characteristics	rest Conditions	Min.	Max.	Min.	Max.	Oint	
lın	Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}	-500	+500	-500	+500	nA	
lout	Output Leakage Current	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC}$	-500	+500	-500	+500	nA	
Icc1	ROM Operating Supply Current	$\overline{CS1} = V_{IL}, \overline{CS2} = V_{IH},$ $V_{IN} = V_{IH} \text{ or } V_{IL}, I_{I/O} = 0 \text{mA}$		0.350		4.0=1.1(f)	mA	
I _{CC2}	RAM Operating Supply Current	$\overline{CS1} = V_{IH},$ $\overline{CS2} = V_{IL}, I_{I/O} = 0 \text{mA}$		0.275		2.5=1.0(f)	mA	
ISB	Standby Power Supply Current	$\overline{CS} \ge V_{CC}$ -0.2V, $V_{IN} \le 0.2V$, $V_{IN} \ge V_{CC}$ -2.0V		0.90		10	mA	
Vol	Output Low Voltage	I _{OL} = 1.0mA @ 3.3V		0.4		0.4	V	
VoH	Output High Voltage	I _{OH} = -0.5mA @ 3.3V	8.0		2.2		V	

	ROM OPERATION - READ CYCLE: $\overline{\text{CS}}2 = \text{RAMCSB} = \text{V}_{\text{IH}}$							
No.	No. Symbol	Parameter		V _{CC} = 1.8V Worse Case		V _{CC} = 3.0±0.3V Worse Case		
			Min.	Max.	Min.	Max.		
1	trc	Read Cycle Time	500		300		ns	
2	taa	Address Access Time		500		300	ns	
3	tco	CE to Output Valid		500		300	ns	
4	toe	Output Enable to Output Valid		250		150	ns	
5	tız	CE to Output in LOW-Z ⁵	25		10		ns	
6	toız	Output Enable to Output in LOW-Z	25		10		ns	
7	tHZ	CE to Output in HIGH-Z 4, 5	0	30	0	20	ns	
8	tonz	Output Enable to Output in HIGH-Z * 4	0	30	0	20	ns	
9	tон	Output Hold from Address Change	8		7		ns	

^{*} Valid for both Read and Write Cycles.







^{**} Address valid prior to or coincident with $\overline{\text{CS}}1$ transition LOW.

3

	SRAM OPERATION - READ CYCLE: $\overline{\text{CS}}1 = \text{ROMCSB} = \text{V}_{\text{IH}}$							
No.	Symbol	Parameter		V _{CC} = 1.8V Worse Case		V _{CC} = 3.0±0.3V Worse Case		
			Min.	Max.	Min.	Max.		
10	trc	Read Cycle Time	500		250		ns	
11	taa	Address Access Time		500		250	ns	
12	tco	CE to Output Valid		500		300	ns	
13	toe	Output Enable to Output Valid		250		150	ns	
14	t _{LZ}	CE to Output in LOW-Z 5	25		10		ns	
15	tolz	Output Enable to Output in LOW-Z	25		10		ns	
16	tHZ	CE to Output in HIGH-Z 4, 5	0	30	0	20	ns	
17	tonz	Output Enable to Output in HIGH-Z * 4	0	30	0	20	ns	
18	tон	Output Hold from Address Change	15		5		ns	


^{*} Valid for both Read and Write Cycles.






^{**} Address valid prior to or coincident with $\overline{\text{CS}}2$ transition LOW.

	OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE							
No.	Symbol	Parameter	V _{CC} =	= 1.8V	$V_{CC} = 3$.0±0.3V	Unit	
110.	Symbol	i arameter	Min.	Max.	Min.	Max.	- Oint	
19	twc	Write Cycle Time	500		250		ns	
20	taw	Address Valid to End of Write	375		200		ns	
21	tcw	Chip Enable to End of Write	365		200		ns	
22	tas	Address Set-Up Time	0		0		ns	
23	twp	Write Pulse Width	375		200		ns	
24	twr	Write Recovery Time	0		0		ns	
25	twnz	Write Enable to Output in HIGH-Z 4, 5	-	80	0	40	ns	
26	tow	Data to Write Time Overlap	200		125		ns	
27	tон	Data Hold from Write Time	0		0		ns	
28	tow	Output Active from End of Write	15		5		ns	






NOTES:


- 1. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. All voltages are with respect to VSS.
- 3. This parameter is guaranteed and not 100% tested.
- tHz and tOHz are defined as the time at which the outputs achieve the open circuit condition and are referenced to the VOH or VOL.
- 5. At any given temperature and voltage condition t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.
- 6. A write occurs during the overlap (twp) of a low $\overline{CS2}$ and low. A write begins at the latest transition among $\overline{CS2}$ going low and going low: A write end at the earliest transition among $\overline{CS2}$ going high and going high, twp is measured from the beginning of write to the end of write.
- 7. tcw is measured from the later of CS2 going low to end of write.
- 8. t_{AS} is measured from the address valid to the beginning of write.
- 9. twR is measured from the end of write to the address change.
- 10. If OE, WE are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 11. If 2 goes low simultaneously with going low or after going low, the outputs remain high impedance state.
- 12. DOUT is the same phase of the latest written data in this write cycle.
- 13. DOUT is the read data of new address


DP50CM232


Dense-Pac Microsystems, Inc.

DATA RETENTION CHARACTERISTICS (T _A = -20 to +70°C)							
Symbol	pol Parameter Min. Max Unit						
V _{DR}	VCC for Data Retention	1.8	3.0	V			
I _{DR}	Data Retention Current		3.0	μΑ			
tsdr	Data Retention Set-Up Time	0		ns			
t _{RDR}	Recovery Time	5		ms			









Dense-Pac Microsystems, Inc.