## GENERAL DESCRIPTION

EM73469 is an advanced single chip CMOS 4-bit micro-controller. It contains 4K-byte ROM, 244-nibble RAM, 4 -bit ALU, 13 -level subroutine nesting, 22 -stage time base, two 12 -bit timer/counters for the kernel function. EM73469 also contains 6 interrupt sources, 1 input port, 2 bidirection ports, LCD display (32x4), and one high speed timer/counter with melody output.
EM73469 has plentiful operating modes (SLOW, IDLE, STOP) intended to reduce the power consumption.

## FEATURES

- Operation voltage $: 1.2 \mathrm{~V} \sim 1.8 \mathrm{~V}$.
- Clock source : Dual clock system. Low-frequency oscillator is Crystal or RC oscillator ( 32 K Hz , connect an external resistor) by mask option and high-frequency oscillator is RC oscillator (connect an external capacitor).
- Instruction set : 109 powerful instructions.
- Instruction cycle time : Up to 2 us for 4 MHz (high speed clock). $244 \mu$ s for 32768 Hz (low speed clock).
- ROM capacity : 4096 X 8 bits.
- RAM capacity $: 244$ X 4 bits.
- Input port $: 1$ port (P0). $\mathrm{P} 0(0 . .3)$ and IDLE releasing function are available by mask option.
- Bidirection port $: 2$ ports (P4, P8). P4.0 and $\overline{\text { SOUND }}$ is available by mask option. P4.1 is shared with HTC external input. P8(0..3) and IDLE releasing function are available by mask option.
- 12-bit timer/counter : Two 12-bit timer/counters are programmable for timer, event counter and pulse width measurement.
- High speed timer/counter : One 8-bit high speed timer/counters is programmable for auto load timer, melody output and pulse width measurement.
- Built-in time base counter : 22 stages.
- Subroutine nesting : Up to 13 levels.
- Interrupt : External . . . . . 2 input interrupt sources.

Internal . . . . . . 2 Timer overflow interrupts, 1 time base interrupt.
1 high speed timer overflow interrupt.

- LCD driver $\quad: 32 \mathrm{X} 4$ dots, $1 / 4,1 / 3,1 / 2$ static six kinds of duty selectable, $1 / 2$ bias, $1 / 3$ bias.
- Power saving function : SLOW, IDLE, STOP operation mode.
- Package type : Chip form 62 pins.


## APPLICATIONS

EM73469 is suitable for application in family applicance, consumer products, hand held games and the toy controller.

## pnoliminary

## FUNCTION BLOCK DIAGRAM



## PIN DESCRIPTIONS

| Symbol | Pin-type | Function |
| :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ |  | Power supply (+) |
| $\mathrm{V}_{\text {SS }}$ |  | Power supply (-) |
| RESET | RESET-A | System reset input signal, low active <br> mask option : <br> none <br> pull-up |
| RCIN | OSC-D | RC clock source connecting pin |
| RCOUT | OSC-D | RC clock source connecting pin |
| LXIN | OSC-B/OSC-F | Crstal/RC connecting pin for low speed clock source |
| LXOUT |  | INPUT-K <br> P0(0..3)/WAKEUP0..3 <br> mask option : |
|  |  | Crstal/RC connecting pin for low speed clock source <br> makeup enable, negative edge release, pull-up <br> wakeup enable, negative edge release, none <br> wakeup enable, positive edge release, pull-down <br> wakeup enable, positive edge release, none <br> wakeup disable, pull-up <br> wakeup disable, pull-down <br> wakeup disable, none |
| P4.0/SOUND | I/O-R | 1-bit bidirection I/O port or inverse sound effect output <br> mask option : |

## praliminary

PIN DESCRIPTIONS

| Symbol | Pin-type | Function |
| :---: | :---: | :---: |
|  |  | SOUND disable, low current push-pull SOUND disable, normal current push-pull SOUND disable, high current push-pull |
| P4.1/TRGH | I/O-Q | 1-bit bidirection I/O port with HTC external input mask option: NMOS open-drain PMOS open-drain low current push-pull normal current push-pull high current push-pull |
| P4(2,3) | I/O-Q | 2-bit bidirection I/O port with high current source mask option: NMOS open-drain PMOS open-drain low current push-pull normal current push-pull high current push-pull |
| P8.0((NT1) $/ \overline{\text { WAKEUPA }}$, P8.2( $\overline{\text { INTO }}) / \overline{\text { WAKEUPC }}$ | I/O-S | 2-bit bidirection I/O port with external interrupt source input and IDLE releasing function mask option : <br> wakeup enable, low current push-pull wakeup enable, normal current push-pull wakeup disable, open-drain wakeup disable, low current push-pull wakeup disable, normal current push-pull |
| P8.1(TRGB)/ $\overline{\text { WAKEUPB }}$ P8.3(TRGA)/WAKEUPD | I/O-S | 2-bit bidirection I/O port with time/counter A,B external input and IDLE releasing function mask option : <br> wakeup enable, low current push-pull wakeup enable, normal current push-pull wakeup disable, open-drain wakeup disable, low current push-pull wakeup disable, normal current push-pull |
| SOUND |  | Melody output |
| VA,VB, V1, V2, V3 |  | Connect the capacitors for LCD bias voltage |
| COM0~COM3 |  | LCD common output pins |
| SEG0~SEG31 |  | LCD segment output pins |
| TEST |  | Test pin must be connected to $\mathrm{V}_{\text {SS }}$ |

## FUNCTION DESCRIPTIONS

## PROGRAM ROM (4K X 8 bits)

$4 \mathrm{~K} \times 8$ bits program ROM contains user's program and some fixed data .
The basic structure of program ROM can be divided into 5 parts.

1. Address 000h: Reset start address.
2. Address $002 \mathrm{~h}-00 \mathrm{Ch}: 6$ kinds of interrupt service routine entry addresses .
3. Address $00 \mathrm{Eh}-086 \mathrm{~h}$ : SCALL subroutine entry address, only available at $00 \mathrm{Eh}, 016 \mathrm{~h}, 01 \mathrm{Eh}, 026 \mathrm{~h}, 02 \mathrm{Eh}$, $036 \mathrm{~h}, 03 \mathrm{Eh}, 046 \mathrm{~h}, 04 \mathrm{Eh}, 056 \mathrm{~h}, 05 \mathrm{Eh}, 066 \mathrm{~h}, 06 \mathrm{Eh}, 076 \mathrm{~h}, 07 \mathrm{Eh}, 086 \mathrm{~h}$.
4. Address $000 \mathrm{~h}-7 \mathrm{FFh}:$ LCALL subroutine entry address
5. Address 000h - FFFh : Except used as above function, the other region can be used as user's program region.

## Preliminary

| addres | $4096 \times 8$ bits |
| :---: | :---: |
| 000h | Reset start address |
| 002h | INT0; External interrupt service routine entry address |
| 004h | HTCI; High speed timer interrupt service entry address |
| 006h | TRGA; Timer/counterA interrupt service routine entry address |
| 008h | TRGB; Timer/counter B interrupt service routine entry address |
| 00Ah | TBI; Time base interrupt service routine entry address |
| 00Ch | INT1; External interrupt service routine entry address |
| 00Eh | - -SCALL, subroutine call entry address |
| FFFh |  |

User's program and fixed data are stored in the program ROM. User's program is according the PC value to send next executed instruction code. Fixed data can be read out by two ways.
(1) Table-look-up instruction :

Table -look-up instruction is depended on the Data Pointer (DP) to indicate to ROM address, then to get the ROM code data.

```
LDAX Acc }\leftarrow\mathrm{ ROM[DP] [
LDAXI }\quad\mathrm{ Acc }\leftarrow\mathrm{ ROM [DP] [,DP+1
```

DP is a 12-bit data register which can store the program ROM address to be the pointer for the ROM code data. First, user load ROM address into DP by instruction "LDADPL, LDADPM, LDADPH", then user can get the lower nibble of ROM code data by instruction "LDAX" and higher nibble by instruction "LDAXI"

PROGRAM EXAMPLE: Read out the ROM code of address 777h by table-look-up instruction.
LDIA \#07h;
STADPL ; DP3-0 $\leftarrow 07 \mathrm{~h}$
STADPM ; DP5-4 $\leftarrow 07 \mathrm{~h}$
STADPH ; DP8-6 $\leftarrow 07 \mathrm{~h}$, Load $\mathrm{DP}=777 \mathrm{~h}$
:
LDL \#00h;
LDH \#03h;
LDAX ; ACC $\leftarrow 6 h$
STAMI $\quad ;$ RAM $[30] \leftarrow 6 h$
LDAXI $\quad$; ACC $\leftarrow 5 h$
STAM $\quad ; \operatorname{RAM}[31] \leftarrow 5 h$
;
ORG 777h
DATA 56h;

## DATA RAM ( 244-nibble )

There is total 244 - nibble data RAM from address 00 to F3h
Data RAM includes 3 parts: zero page region, stacks and data area.

## preliminary

Increment


## LCD display RAM:

RAM address from 20h~3Fh are the LCD display RAM area, the RAM data of this region can't be operated by instruction LDHL xx and EXHL.

## ZERO- PAGE:

From 00 h to 0 Fh is the location of zero-page . It is used as the pointer in zero -page addressing mode for the instruction of "STD \#k,y; ADD \#k,y; CLR y,b; CMP y,b".

PROGRAM EXAMPLE: To wirte immediate data " 07 h " to address " 03 h " of RAM and to clear bit 2 of RAM. STD \#07h, 03h ; RAM $[03] \leftarrow 07 \mathrm{~h}$
CLR 0Eh, $2 ; \operatorname{RAM}[0 \mathrm{Eh}]_{2} \leftarrow 0$

## STACK:

There are 13-level ( maximum ) stack for user using for subroutine (including interrupt and CALL). User can assign any level be the starting stack by giving the level number to stack pointer( SP) .
When user using any instruction of CALL or subroutine, before entry the subroutine, the previous PC address will be saved into stack until return from those subroutines ,the PC value will be restored by the data saved in stack.

## DATA AREA:

Except the special area used by user, the whole RAM can be used as data area for storing and loading general data.

## ADDRESSING MODE

(1) Indirect addressing mode:

Indirect addressing mode indicates the RAM address by specified HL register .
For example: LDAM ; Acc $\leftarrow$ RAM[HL]
STAM ; RAM $[\mathrm{HL}] \leftarrow$ Acc
(2) Direct addressing mode:

Direct addressing mode indicates the RAM address by immediate data .

For example: LDA $x$; Acc $\leftarrow \operatorname{RAM}[\mathrm{x}]$
STA $\mathrm{x} ; \operatorname{RAM}[\mathrm{x}] \leftarrow$ Acc
(3) Zero-page addressing mode

For zero-page region, user can using direct addressing to write or do any arithematic, comparsion or bit manupulated operation directly.
For example: STD \#k,y ; RAM $[\mathrm{y}] \leftarrow \# \mathrm{k}$
ADD \#k,y; RAM $[\mathrm{y}] \leftarrow$ RAM $[\mathrm{y}]+$ \#k

## PROGRAM COUNTER (4K ROM)

Program counter ( PC ) is composed by a 12-bit counter, which indicates the next executed address for the instruction of program ROM.
For a 4 K - byte size ROM, PC can indicate address form 000h - FFFh, for BRANCH and CALL instrcutions, PC is changed by instruction indicating.
(1) Branch instruction:

## SBR a

Object code: 00aa aaaa
Condition: $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow \mathrm{PC}_{11-6 \mathrm{a}}$ ( branch condition satisified)

PC Hold original PC value+1 | a | a | a | a | $a$ |
| :--- | :--- | :--- | :--- | :--- |

$\mathrm{SF}=0 ; \mathrm{PC} \leftarrow \mathrm{PC}+1$ (branch condition not satisified)
PC

|  | Original PC value +1 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LBR a
Object code: 1100 aaaa aaaa aaaa
Condition: $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow \mathrm{a}$ ( branch condition satisified)
PC $\mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}$

$$
\mathrm{SF}=0 ; \mathrm{PC} \leftarrow \mathrm{PC}+2(\text { branch condition not satisified })
$$

$\square$

## (2) Subroutine instruction:

## SCALL a

Object code: 1110 nnnn
Condition : $\mathrm{PC} \leftarrow \mathrm{a} ; \mathrm{a}=8 \mathrm{n}+6 ; \mathrm{n}=1 . .15 ; \mathrm{a}=86 \mathrm{~h}, \mathrm{n}=0$

LCALL a
Object code: 01000 aaa aaaa aaaa
Condition: $\mathrm{PC} \leftarrow \mathrm{a}$

$$
\mathrm{PC} 0, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}, \mathrm{a}
$$

## preliminary

## RET

Object code: 01001111
Condition: PC $\leftarrow$ STACK[SP]; SP + 1
PC The return address stored in stack

## RT I

Object code: 01001101
Condition : FLAG. PC $\leftarrow$ STACK[SP]; EI $\leftarrow 1$; SP + 1
PC

| The return address stored in stack |
| :--- | :--- |

## (3) Interrupt acceptance operation:

When an interrupt is accepted, the original PC is pushed into stack and interrupt vector will be loaded into PC,The interrupt vectors are as following:

INT0 (External interrupt from P8.2)

> PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TRGA (Timer A overflow interrupt)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TRGB (Time B overflow interrupt)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TBI (Time base interrupt)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

INT1 (External interrupt from P8.0)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(4) Reset operation:

$$
\text { PC } \left.\begin{array}{|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
\end{array}\right) 0
$$

## (5) Other operations:

For 1-byte instruction execution: $\mathrm{PC}+1$
For 2-byte instruction execution: PC +2

## ACCUMULATOR

## Preliminary

Accumulator is a 4-bit data register for temporary data . For the arithematic, logic and comparative opertion .., ACC plays a role which holds the source data and result .

## FLAGS

There are four kinds of flag, CF ( Carry flag ), ZF ( Zero flag ), SF ( Status flag ) and GF ( General flag ), these 4 1-bit flags are affected by the arithematic, logic and comparative .... operation .
All flags will be put into stack when an interrupt subroutine is served, and the flags will be restored after RTI instruction executed .
(1) Carry Flag (CF )

The carry flag is affected by following operation:
a. Addition : CF as a carry out indicator, when the addition operation has a carry-out, CF will be "1", in another word, if the operation has no carry-out, CF will be " 0 ".
b. Subtraction : CF as a borrow-in indicator, when the subtraction operation must has a borrow, in the CF will be " 0 ", in another word, if no borrow-in, CF will be " 1 ".
c. Comparision: CF is as a borrow-in indicator for Comparision operation as the same as subtraction operation.
d. Rotation: CF shifts into the empty bit of accumulator for the rotation and holds the shift out data after rotation.
e. CF test instruction : For TFCFC instruction, the content of CF sends into SF then clear itself " 0 ". For TTSFC instruction, the content of CF sends into SF then set itself " 1 ".
(2) Zero Flag ( ZF )

ZF is affected by the result of ALU, if the ALU operation generate a " 0 " result, the ZF will be " 1 ", otherwise, the ZF will be " 0 ".
(3) Status Flag ( SF )

The SF is affected by instruction operation and system status .
a. SF is initiated to "1" for reset condition .
b. Branch instruction is decided by SF , when $\mathrm{SF}=1$, branch condition will be satisified, otherwise, branch condition will not be satisified by $\mathrm{SF}=0$.
(4) General Flag ( GF )

GF is a one bit general purpose register which can be set, clear, test by instruction SGF, CGF and TGS.

## PROGRAM EXAMPLE:

Check following arithematic operation for $\mathrm{CF}, \mathrm{ZF}, \mathrm{SF}$

| prelimimary |  |  |  |
| :--- | :---: | :---: | :---: |
|  | CF | ZF | SF |
| LDIA \#00h; | - | 1 | 1 |
| LDIA \#03h; | - | 0 | 1 |
| ADDA \#05h; | - | 0 | 1 |
| ADDA \#0Dh; | - | 0 | 0 |
| ADDA \#0Eh; | - | 0 | 0 |

## ALU

The arithematic operation of 4 - bit data is performed in ALU unit. There are 2 flags can be affected by the result of ALU operation, ZF and SF. The operation of ALU can be affected by CF only .

## ALU STRUCTURE

ALU supported user arithematic operation function, including : addition, subtraction and rotaion.


## ALU FUNCTION

(1) Addition:

For instruction ADDAM, ADCAM, ADDM \#k, ADD \#k,y .... ALU supports addition function. The addition operation can affect CF and ZF . For addition operation, if the result is " 0 ", ZF will be " 1 ", otherwise, not equal " 0 ", ZF will be " 0 ", When the addition operation has a carry-out. CF will be " 1 ", otherwise, CF will be " 0 ".
EXAMPLE:

| Operation | Carry | Zero |
| :--- | :---: | :---: |
| $3+4=7$ | 0 | 0 |
| $7+\mathrm{F}=6$ | 1 | 0 |
| $0+0=0$ | 0 | 1 |
| $8+8=0$ | 1 | 1 |

(2) Subtraction:

For instruction SUBM \#k, SUBA \#k, SBCAM, DECM... ALU supports user subtraction function. The subtraction operation can affect CF and ZF , For subtraction operation, if the result is negative, CF will be " 0 ", it means a borrow out, otherwise, if the result is positive, CF will be " 1 ". For ZF , if the result of subtraction operation is " 0 ", the ZF will be " 1 ", otherwise, ZF will be " 1 ".

## preliminary

EXAMPLE:

| Operation | Carry | Zero |
| :--- | :---: | :---: |
| $8-4=4$ | 1 | 0 |
| $7-\mathrm{F}=-8(1000)$ | 0 | 0 |
| $9-9=0$ | 1 | 1 |

(3) Rotation:

There are two kinds of rotation operation, one is rotation left, the other is rotation right.
RLCA instruction rotates Acc value to left, shift the CF value into the LSB bit of Acc and the shift out data will be hold in CF.


RRCA instruction operation rotates Acc value to right, shift the CF value into the MSB bit of Acc and the shift out data will be hold in CF.


PROGRAM EXAMPLE: To rotate Acc right and shift a "1" into the MSB bit of Acc .
TTCFS; CF $\leftarrow 1$
RRCA; rotate Acc right and shift $\mathrm{CF}=1$ into MSB.

## HL REGISTER

HL register are two 4-bit registers, they are used as a pair of pointer for the address of RAM memory and also 2 independent temporary 4-bit data registers. For some instruction, $L$ register can be a pointer to indicate the pin number (Port4).

## HL REGISTER STRUCTURE



H REGISTER L REGISTER

## HL REGISTER FUNCTION

## praliminary

(1) For instruction : LDL \#k, LDH \#k, THA, THL, INCL, DECL, EXAL, EXAH, HL register used as a temporary register .

PROGRAM EXAMPLE: Load immediate data " 5 h " into L register, "Dh" into H register.
LDL \#05h;
LDH \#0Dh;
(2) For instruction LDAM, STAM, STAMI .., HL register used as a pointer for the address of RAM memory.

PROGRAM EXAMPLE: Store immediate data \#Ah into RAM of address 35 h .
LDL \#5h;
LDH \#3h;
STDMI \#0Ah; RAM[35] $\leftarrow$ Ah
(3) For instruction : SELP, CLPL, TFPL, L regieter be a pointer to indicate the bit of I/O port.

When LR $=0$ indicate P4.0
PROGRAM EXAMPLE: To set bit 0 of Port4 to "1"
LDL \#00h;
SEPL ; P4.0 $\leftarrow 1$

## STACK POINTER (SP)

Stack pointer is a 4-bit register which stores the present stack level number.
Before using stack, user must set the SP value first, CPU will not initiate the SP value after reset condition . When a new subroutine is accepted, the SP will be decreased one automatically, in another word, if returning from a subroutine, the SP will be increased one .
The data transfer between ACC and SP is by instruction of "LDASP" and "STASP".

## DATA POINTER (DP)

Data pointer is a 12 -bit register which stores the address of ROM can indicate the ROM code data specified by user (refer to data ROM).

## CLOCK AND TIMING GENERATOR

The clock generator is supported by a single clock system, the clock source comes from crystal (resonator) or RC oscillation is decided by mask option, the working frequency range is 480 K Hz to 4 MHz depending on the working voltage.

## CLOCK GENERATOR STRUCTURE

There are two clock generator for system clock control. P14 is the status register for the CPU status. P16, P19 and P22 are the system clock mode control ports.

## preliminary



## SYSTEM CLOCK MODE CONTROL

The system clock mode controller can start or stop the high-frequency and low-frequency clock oscillator and switch between the basic clocks. EM73469 has four operation modes (NORMAL, SLOW,IDLE and STOP operation modes).


I/O or internal timer wakeup


High osc : stopped
Low osc : oscillating

| Operation Mode | Oscillator | System Clock | Available function | One instruction cycle |
| :---: | :--- | :--- | :--- | :---: |
| NORMAL | High, Low frequency | High frequency clock | LCD, High speed timer | $8 / \mathrm{fc}$ |
| SLOW | Low frequency | Low frequency clock | LCD, High speed timer | $8 / \mathrm{fs}$ |
| IDLE | Low frequency | CPU stops | LCD | - |
| STOP | None | CPU stops | All disable | - |

## preliminary

## NORMAL OPERATION MODE

The 4 -bit $\mu \mathrm{c}$ is in the NORMAL operation mode when the CPU is reseted. This mode is a dual clock system (high-frequency and low-frequency clocks oscillating). It can be changed to SLOW or STOP operation mode by the command register (P22 or P16).
LCD display and high speed timer/counter with melody output are available for the NORMAL operation mode.

## SLOW OPERATION MODE

The SLOW operation mode is a single clock system (low-frequency clock oscillating). It can be changed to the DUAL operation mode with the commoand register (P22), STOP operation mode with P16 and IDLE operation mode with P19.
LCD display and high speed timer/counter with melody output are available for the SLOW operation mode.


Initial value : 0000

| SOM |  |  | Select operation mode |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | NORMAL operation mode |
| 1 | $*$ | $*$ | SLOW operation mode |

P14

| 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| $*$ | WKS | LFS | CPUS |


| LFS | Low-frequency status |
| :---: | :--- |
| 0 | LXIN source is not stable |
| 1 | LXIN source is stable |


| CPUS | CPU status |
| :---: | :--- |
| 0 | NORMAL operation mode |
| 1 | SLOW operation mode |


| WKS | Wakeup status |
| :---: | :--- |
| 0 | Wakeup not by internal timer |
| 1 | Wakeup by internal timer |

Port14 is the status register for CPU. P14.0 (CPU status) and P14.1 (Low-frequency status) are read-only bits. p14.2 (wakeup status) will be set to ' 1 ' when CPU is wake-up by internal timer. P14.2 will be cleared to ' 0 ' when user out data to P14.

## IDLE OPERATION MODE

The IDLE operation mode suspends all SLOW operations except for the low-frequency clock and LCD driver. It retains the internal status with low power consumption without stopping the clock function and LCD display.

LCD display is available for the IDLE operation mode. Sound generator is disabled in this mode. The IDLE operation mode will be wakeup and return to the SLOW operation mode by the internal timing generator or I/O pins ( $\mathrm{P} 0(0 . .3) /$ WAKEUP $0 . .3$ or $\mathrm{P} 8(0 . .3) /$ WAKEUPA.. D$)$.

## Preliminary

Initial value : 0000

| IDME |  |
| :--- | :--- |
| 0 | Enable IDLE mode |
| 0 | 1 |
| $*$ | Enable IDLE mode |


| SIDR |  | Select IDLE releasing condition |
| :--- | :--- | :--- |
| 0 | 0 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0 . .3)$ pin input |
| 0 | 1 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0 . .3)$ pin input and 1 sec signal |
| 1 | 0 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0 . .3)$ pin input and 0.5 sec signal |
| 1 | 1 | $\mathrm{P} 0(0 . .3), \mathrm{P} 8(0 . .3)$ pin input and 15.625 ms signal |

## STOP OPERATION MODE

The STOP operation mode suspends system operation and holds the internal status immediately before the suspension with low power consumption. This mode will be released by reset or I/O pins ( $\mathrm{P} 0(0 . .3)$ / WAKEUP $0 . .3$ or P8(0..3)/WAKEUP A..D).

LCD display and high speed timer/counter with melody output are disabled in the mode.


Initial value : 0000

| SPME |  | Enable STOP mode |
| :--- | :--- | :--- |
| 0 | 1 | Enable STOP mode |
| $*$ | $*$ | Reserved |


| SWWT |  | Set wake-up warm-up time |
| :---: | :---: | :--- |
| 0 | 0 | $2^{18} / \mathrm{RCIN}$ |
| 0 | 1 | $2^{2^{14} \mathrm{RCIN}}$ |
| 1 | 0 | $2^{16} \mathrm{RCIN}$ |
| 1 | 1 | Reserved |

## TIME BASE INTERRUPT (TBI )

The time base can be used to generate a fixed frequency interrupt. There are 8 kinds of frequencies can be selected by setting P25

initial value : 0000

|  | P25 | NORMAL operation mode | SLOW operation mode |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | x | x | Interrupt disable | Interrupt disable |
| 0 | 1 | 0 | 0 | Interrupt frequency LXIN $/ 2^{3} \mathrm{~Hz}$ | Reserved |
| 0 | 1 | 0 | 1 | Interrupt frequency LXIN $/ 2^{4} \mathrm{~Hz}$ | Reserved |
| 0 | 1 | 1 | 0 | Interrupt frequency LXIN $/ 2^{5} \mathrm{~Hz}$ | Reserved |
| 0 | 1 | 1 | 1 | Interrupt frequency LXIN $/ 2^{14} \mathrm{~Hz}$ | Interrupt frequency LXIN $/ 2^{14} \mathrm{~Hz}$ |
| 1 | 1 | 0 | 0 | Interrupt frequency LXIN $/ 2^{1} \mathrm{~Hz}$ | Reserved |
| 1 | 1 | 0 | 1 | Interrupt frequency LXIN $/ 2^{6} \mathrm{~Hz}$ | Interrupt frequency LXIN $/ 2^{6} \mathrm{~Hz}$ |
| 1 | 1 | 1 | 0 | Interrupt frequency LXIN $/ 2^{8} \mathrm{~Hz}$ | Interrupt frequency LXIN $/ 2^{8} \mathrm{~Hz}$ |
| 1 | 1 | 1 | 1 | Interrupt frequency LXIN $/ 2^{10} \mathrm{~Hz}$ | Interrupt frequency LXIN $/ 2^{10} \mathrm{~Hz}$ |
| 1 | 0 | x | x | Reserved | Reserved |

## TIMER / COUNTER ( TIMERA, TIMERB)

Timer/counters can support user three special functions:

1. Even counter
2. Timer.
3. Pulse-width measurement.

## praliminary

These three functions can be executed by 2 timer/counter independently.
For timerA, the counter data is saved in timer register TAH, TAM, TAL, which user can set counter initial value and read the counter value by instruction "LDATAH(M,L), STATAH(M,L)" and timer register is TBH, TBM, TBL and W/R instruction "LDATBH (M,L), STATBH (M,L)".

The basic structure of timer/counter is composed by two same structure counter, these two counters can be set initial value and send counter value to timer register, P28 and P29 are the command ports for timerA and timer B, user can choose different operation mode and different internal clock rate by setting these two ports. When timer/counter overflow, it will generate a $\operatorname{TRGA}(B)$ interrupt request to interrupt control unit.


## TIMER/COUNTER CONTROL

P8.1/TRGB, P8.3/TRGA are the external timer inputs for timerB and timerA, they are used in event counter and pulse-width measurement mode.

Timer/counter command port: P28 is the command port for timer/counterA and P29 is for the timer/ counterB. Port 28


Initial state: 0000

Port 29


Initial state: 0000

| TIMER/COUNTER MODE SELECTION |  |
| :---: | :---: |
| TMSA (B) | Function description |
| 00 | Stop |
| 01 | Event counter mode |
| 10 | Timer mode |
| 11 | Pulse width measurement mode |


| INTERNAL PULSE-RATE SELECTION |  |  |  |
| :---: | :---: | :--- | :---: |
| IPSA |  |  |  |
| NORMAL mode | SLOW mode |  |  |
| 0 | 0 | LXIN $/ 2^{3} \mathrm{~Hz}$ |  |
| Reserved |  |  |  |
| 0 | 1 | LXIN $/ 2^{7} \mathrm{~Hz}$ |  |
| LXIN $/ 2^{7} \mathrm{~Hz}$ |  |  |  |
| 1 | 0 | LXIN $/ 2^{11} \mathrm{~Hz}$ |  |
| LXIN $/{ }^{11} \mathrm{~Hz}$ |  |  |  |
| 1 | 1 | LXIN $/ 2^{15} \mathrm{~Hz}$ |  |
| LXIN $/ 2^{15} \mathrm{~Hz}$ |  |  |  |


| INTERNAL PULSE-RATE SELECTION |  |  |  |
| :---: | :---: | :--- | :--- |
| IPSB | NORMAL mode |  | SLOW mode |
| 0 | 0 | Depend on high speed timer $/$ counter |  |
| 0 | 1 | LXIN $/ 2^{5} \mathrm{~Hz}$ | LXIN $/ 2^{5} \mathrm{~Hz}$ |
| 1 | 0 | LXIN $/ 2^{9} \mathrm{~Hz}$ | LXIN $/ 2^{9} \mathrm{~Hz}$ |
| 1 | 1 | LXIN $/ 2^{13} \mathrm{~Hz}$ | LXIN $/ 2^{13} \mathrm{~Hz}$ |

## preliminary

## TIMER/COUNTER FUNCTION

Timer/counterA can be programmable for timer, event counter and pulse width measurement. Each timer/ counter can execute any one of these functions independly.

## EVENT COUNTER MODE

For event counter mode, timer/counter increases one at any rising edge of P8.1/TRGB for timerB (P8.3/ TRGA for timer A). When timerB (timerA) counts overflow, it will give interrupt control an interrupt request TRGB (TRGA).


PROGRAM EXAMPLE: Enable timerA with P28
LDIA \#0100B;
OUTA P28; Enable timerA with event counter mode

## TIMER MODE

For timer mode ,timer/counter increase one at any rising edge of internal pulse . User can choose 4 kinds of internal pulse rate by setting IPSB for timerB (IPSA for timerA).
When timer/counter counts overflow, TRGB (TRGA) will be generated to interrupt control unit.


PROGRAM EXAMPLE: To generate TRGA interrupt request after 60 ms with system clock LXIN=32KHz LDIA \#0100B;
EXAE; enable mask 2
EICIL 110111B; interrupt latch $\leftarrow 0$, enable EI
LDIA \#0AH;
STATAL;
LDIA \#00H;
STATAM;
LDIA \#0FH;
STATAH;
LDIA \#1000B;
OUTA P28; enable timerA with internal pulse rate: LXIN/2 ${ }^{3} \mathrm{~Hz}$
NOTE: The preset value of timer/counter register is calculated as following procedure.
Internal pulse rate: $\mathrm{LXIN} / 2^{3} ;$ LXIN $=32 \mathrm{KHz}$
The time of timer counter count one $=2^{3} /$ LXIN $=8 / 32768=0.244 \mathrm{~ms}$
The number of internal pulse to get timer overflow $=60 \mathrm{~ms} / 0.244 \mathrm{~ms}=245.901=0 \mathrm{~F} 6 \mathrm{H}$
The preset value of timer/counter register $=1000 \mathrm{H}-0 \mathrm{~F} 6 \mathrm{H}=0 \mathrm{~F} 0 \mathrm{AH}$
PULSE WIDTH MEASUREMENT MODE

## preliminary

For the pulse width measurement mode, the counter only incresed by the rising edge of internal pulse rate as external timer/counter input (P8.1/TRGB, P8.3/TRGA ), interrupt request will be generated as soon as timer/counter count overflow.


PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode .
LDIA \#1100b;
OUTA P28; Enable timerA with pulse width measurement mode.

## HIGH SPEED TIMER/COUNTER

EM73469 has one 8-bit high speed timer/counter (HTC). It supports three special functions : auto load timer, melody output and pulse width measurement modes. The HTC is available for the NORMAL and SLOW operation mode.

The HTC can be set initial value and send counter value to counter registers (P11 and P10), P31 is the command port for HTC, user can choose different operation mode and different internal clockrate by setting the port. The timer/counter increase one at the rising edge of internal pulse. The HTC can generate an overflow interrupt (HTCI) when it overflows. The HTCI cannot be generated when the HTC is in the melody mode or disabled.


P31 is the command register of the 8 -bit high speed timer/counter.
P31

| 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- |

Initial value : 0000

| HTMS | Mode selection |  |
| :--- | :--- | :--- |
| 0 | 0 | Stop |
| 0 | 1 | Auto load timer mode |
| 1 | 0 | Melody mode |
| 1 | 1 | Pulse width measurement mode |


| HIPS | Clock rate selection |  |  |
| :--- | :--- | :--- | :--- |
|  |  | NORMAL mode | SLOW mode |
| 0 | 0 | LXIN $/ 2^{0} \mathrm{~Hz}$ | LXIN $/ 2^{0} \mathrm{~Hz}$ |
| 0 | 1 | LXIN $/ 2^{2} \mathrm{~Hz}$ | LXIN $/ 2^{2} \mathrm{~Hz}$ |
| 1 | 0 | RCIN $/ 2^{4} \mathrm{~Hz}$ | Reserved |
| 1 | 1 | RCIN $/ 2^{6} \mathrm{~Hz}$ | Reserved |

P11 and P10 are the counter registers of the 8-bit high speed timer/counter. P10 is the lower nibble register and P11 is the higher nibble register. (HT is the value of counter registers.)


Initial value : $00000000(\mathrm{HT})$

## preliminary

```
** }\mp@subsup{\textrm{F}}{\textrm{HTC}}{}=[(\textrm{XIN}/\mp@subsup{2}{}{\textrm{x}})/(100\textrm{H}-\textrm{HT})]/2,\textrm{HT}=0~25
** Example : LXIN=32K Hz, HIPS=01, HT=11110000B=0F0H.
    =>F
LDIA #1111B
OUTA P11
LDIA #0000B
OUTA P10
LDIA #1001B
OUTA P31
```

The value of 8-bit binary up counter can be presetted by P10 and P11. The value of registers can loaded into the HTC when the counter starts counting or occurs overflow. If user write value to the registers before the next overflow occurs, the preset value can be changed.
The preset value will be changed when users output the different data to P10 and P11.
The count value of HTC can be read from P10 and P11. The value is unstable when user read the value during counting. Thus, user must disable the counter before reading the value.
The P4.0/SOUND and SOUND pins will output the squre wave in the melody mode. When the CPU is not in the melody mode, the P4.0/SOUND is high and SOUND is low.
The P4.1/RGH pin will be the input pin in the pulse width measurement mode. User must output high to P4.1/ TRGH and then it can be the HTC external input pin. When the HTC is disabled, the P4.1 pin is a normal I/ O pin.

## INTERRUPT FUNCTION

There are 6 interrupt sources, 2 external interrupt sources, 4 internal interrupt sources . Multiple interrupts are admitted according the priority .

| Type | Interrupt source | Priority | Interrupt <br> Latch | Interrupt <br> Enable condition | Program ROM <br> entry address |
| :--- | :--- | :---: | :---: | :---: | :---: |
| External | External interrupt(̄(INT0) | 1 | IL5 | EI $=1$ | 002 H |
| Internal | High speed timer overflow interrupt (HTCI) | 2 | IL4 | EI $=1$, MASK3 $=1$ | 004 H |
| Internal | TimerA overflow interrupt (TRGA) | 3 | IL3 | EI $=1$, MASK2 $=1$ | 006 H |
| Internal | TimerB overflow interrupt (TRGB) | 4 | IL2 | EI $=1$, MASK1 $=1$ | 008 H |
| Internal | Time base interrupt(TBI) | 5 | IL1 |  | 00 AH |
| External | External interrupt(INT1) | 6 | IL0 | EI $=1$, MASK0 $=1$ | 00 CH |

## INTERRUPT STRUCTURE



Interrupt controller:
IL0-IL5 $\quad \begin{aligned} & \text { Interrupt latch. Hold all interrupt requests from all interrupt sources. ILr can not be } \\ & \text { set by program, but can be reset by program or system reset, so IL only can decide }\end{aligned}$
IL0-IL5 : Interrupt latch. Hold all interrupt requests from all interrupt sources. ILr can not be which interrupt source can be accepted.

MASK0-MASK3 : Except $\overline{\text { INT0 }}$,MASK register can promit or inhibit all interrupt sources.
EI

## praliminary

EI : Enable interrupt Flip-Flop can promit or inhibit all interrupt sources, when interrupt happened, EI is cleared to "0" automatically, after RTI instruction happened, EI will be set to "1" again .

Priority checker: Check interrupt priority when multiple interrupts happened.

## INTERRUPT FUNCTION

The procedure of interrupt operation:

1. Push PC and all flags to stack.
2. Set interrupt entry address into PC.
3. Set $\mathrm{SF}=1$.
4. Clear EI to inhibit other interrupts happened.
5. Clear the IL for which interrupt source has already be accepted.
6. To excute interrupt subroutine from the interrupt entry address.
7. CPU accept RTI, restore PC and flags from stack. Set EI to accept other interrupt requests.

PROGRAM EXAMPLE: To enable interrupt of "INT0, TRGA"
LDIA \#1100B;
EXAE; set mask register "1100B"
EICIL 111111B ; enable interrupt F.F.

## LCD DRIVER

EM73469 can directly drive the liquid crystal display (LCD) and has 32 segment, 4 common output pins (1/ 2 bias, $1 / 3$ bias). There are total $32 \times 4$ dots can be display. The V1, V2, V3, VA, VB, VDD and VSS pins are the LCD bias generator.

## CONTROL OF LCD DRIVER

The LCD driver control command register is P27. When LDC is 0 , the LCD is disabled, the COM and SEG pins are VSS. When LDC is 1 , the LCD driver enables.
When the CPU is reseted or during the STOP operation mode, the LCD driver is disabled.


The LCD display data is stored in the display data area of the data memory (RAM).
The display data area begins with address 20 H during reset. The LCD display data area ia as below :

## preliminary

|  | RAM <br> address | COM3 | COM2 | COM1 | COM0 |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | bit3 | bit2 | bit1 | bit0 |  |
| SEG0 | 20 H |  |  |  |  |
| SEG1 | 21 H |  |  |  |  |
| SEG2 | 22 H |  |  |  |  |
| $\vdots$ | $\vdots$ |  |  |  |  |
| $\vdots$ | $\vdots$ |  |  |  |  |
| SEG30 | $3 E H$ |  |  |  |  |
| SEG31 | 3 FH |  |  |  |  |

The relation between LCD display data and driving method

| Driving method | bit3 | bit2 | bit1 | bit0 |
| :--- | :---: | :---: | :---: | :---: |
| $1 / 4$ duty | COM3 | COM2 | COM1 | COM0 |
| $1 / 3$ duty | - | COM2 | COM1 | COM0 |
| $1 / 2$ duty | - | - | COM1 | COM0 |
| Static | - | - | - | COM0 |

LCD frame frequency : According to the drive method to set the frame frequency.

| Duty | Frame frequency $(\mathrm{Hz})$ |
| :--- | :---: |
| $1 / 4$ duty | $64 \times(4 / 4)=64$ |
| $1 / 3$ duty | $64 \times(4 / 3)=85$ |
| 1/2 duty | $64 \times(4 / 2)=128$ |
| Static | 64 |

PROGRAM EXAMPLE :

| LDIA | \#0001B | ; 1/4 duty, $1 / 2$ bias |
| :--- | :--- | :--- |
| OUTA | P27 |  |
| LDIA | $\# 1001 \mathrm{~B}$ | ; enable LCD |
| OUTA | P27 |  |

## LCD DRIVING METHODS

There are six kinds of driving methods can be selected by DUTY (P27.0~P27.2). The drivinf waveforms of LCD driver are as below :

- VDD=1.5V



## preliminary



## RESETTING FUNCTION

When CPU in normal working condition and $\overline{\text { RESET }}$ pin holds in low level for three instruction cycles at least, then CPU begins to initialize the whole internal states, and when $\overline{\text { RESET }}$ pin changes to high level, CPU begins to work in normal condition.
The CPU internal state during reset condition is as following table :

| Hardware condition in RESET state | Initial value |
| :--- | :--- |
| Program counter | 0000 h |
| Status flag | 01 h |
| Interrupt enable flip-flop ( EI ) | 00 h |
| MASK0,1,2, 3 | 00 h |
| Interrupt latch ( IL ) | 00 h |
| P10, 11,14, 16, 19, 25,27, 28, 29, 31 | 00 h |
| P4, 8, 23, 24 | 0 Fh |
| Both oscillator | Start oscillation |

The $\overline{\operatorname{RESET}} \mathrm{pin}$ is a hysteresis input pin and it has a pull-up resistor available by mask option. The simplest RESET circuit is connect $\overline{\text { RESET }}$ pin with a capacitor to $\mathrm{V}_{\mathrm{SS}}$ and a diode to $\mathrm{V}_{\mathrm{DD}}$.


## preliminary

## EM73469 I/O PORT DESCRIPTION :

| Port | Input function |  | Output function |  | Note |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 0 | E | Input port, wakeup function |  | - |  |
| 1 |  | -- |  | -- |  |
| 2 |  | -- |  | -- |  |
| 3 |  | -- | E | Output port, P4.0/SOUND |  |
| 4 | E | Input port |  | -- |  |
| 5 |  | -- | -- |  |  |
| 6 |  | -- |  | -- | high nibble |
| 7 |  | -- | E | Output port |  |
| 8 | E | Input port, wakeup function, | I | High speed timer/counter |  |
| 9 |  | -- | I | High speed timer/counter |  |
| 10 |  | -- |  | -- |  |
| 11 |  | -- | I |  |  |
| 12 |  | -- | Clear P14.0 to 0 |  |  |
| 13 |  | -- |  | -- |  |
| 14 | I | CPU status | I | STOP mode control register |  |
| 15 |  | -- |  | -- |  |
| 16 |  |  |  | -- |  |
| 17 |  | I | IDLE mode control register |  |  |
| 18 |  |  |  | -- |  |
| 19 |  |  | I | Slow mode control register |  |
| 20 |  |  |  | -- |  |
| 21 |  |  | I | Timebase control register |  |
| 22 |  |  | -- |  |  |
| 23 |  |  | I | LCD control register |  |
| 24 |  | I | Timer/counter A control register |  |  |
| 25 |  | I | Timer/counter B control register |  |  |
| 26 |  |  | -- |  |  |
| 27 |  |  | HTC control register |  |  |
| 28 |  |  |  |  |  |
| 29 |  |  |  |  |  |
| 30 |  |  |  |  |  |
| 31 |  |  |  |  |  |

## preliminary

## ABSOLUTE MAXIMUM RATINGS

| Items | Sym. | Ratings | Conditions |
| :--- | :---: | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to 6 V |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |  |
| Output Voltage | $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |  |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 300 mW | $\mathrm{~T}_{\mathrm{OPR}}=50^{\circ} \mathrm{C}$ |
| Operating Temperature | $\mathrm{T}_{\text {OPR }}$ | $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

## RECOMMANDED OPERATING CONDITIONS

| Items | Sym. | Ratings | Condition |
| :--- | :---: | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 1.2 V to 1.8 V | $100 \mathrm{KHz}<\mathrm{Fc}<500 \mathrm{KHz}$ by RC osc |
|  |  | 1.2 V to 1.8 V | $\mathrm{Fs}=32 \mathrm{KHz}$ by crystal osc |
| Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.90 \times \mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |
|  | $\mathrm{V}_{\mathrm{L}}$ | 0 V to $0.10 \mathrm{x} \mathrm{V}_{\mathrm{DD}}$ |  |
| Operating Frequency | $\mathrm{F}_{\mathrm{C}}$ | 100 K to 4 MHz | RCIN, RCOUT (RC osc) |
|  | Fs | 32 KHz | LXIN, LXOUT (crystal osc) |

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{DD}}=1.5 \pm 0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}\right)$

| Parameters | Sym. | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ | - | 85 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$, no load, NORMAL mode, $\mathrm{Fc}=500 \mathrm{KHz}$ (RC osc : $\mathrm{C}=33 \mathrm{pF}$ ), $\mathrm{Fs}=32 \mathrm{KHz}$ |
|  |  | - | 3 | 6 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$, no load,SLOW mode, $\mathrm{Fs}=32 \mathrm{KHz}$ |
|  |  | - | 2 | 4 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$,IDLE mode |
|  |  | - | 0.1 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$, STOP mode |
| Hysteresis voltage | $\mathrm{V}_{\text {HYS }+}$ | $0.50 \mathrm{~V}_{\text {DD }}$ | - | $0.75 \mathrm{~V}_{\mathrm{DD}}$ | V | RESET, P0, P8 |
|  | $\mathrm{V}_{\text {HYS }}$ | $0.20 \mathrm{~V}_{\text {DD }}$ | - | $0.40 \mathrm{~V}_{\text {DD }}$ | V |  |
| Input current | $\mathrm{I}_{\mathrm{IH}}$ | - | 4 | 6 | $\mu \mathrm{A}$ | P0, Pull-down, $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
|  |  | -6 | -4 | - | $\mu \mathrm{A}$ | P0, Pull-up, $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {SS }}$ |
|  |  | - | - | 1 | $\mu \mathrm{A}$ | P0, None |
|  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ | RESET, $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.7 / 0 \mathrm{~V}$ |
|  | $\mathrm{I}_{\text {IL }}$ | - | -30 | -50 | $\mu \mathrm{A}$ | Normal current Push-pull, $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ |
|  |  | - | -3 | -8 | $\mu \mathrm{A}$ | Low current Push-pull, $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ |
| Output voltage | $\mathrm{V}_{\text {OH }}$ | 1.1 | - | - | V | High current push-pull, SOUND $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
|  |  | 1.0 | - | - | V | Normal current push-pull, $\mathrm{V}_{\mathrm{DD}}=1.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\text {OL }}$ | - | - | 0.2 | V | $\mathrm{V}_{\mathrm{DD}}=1.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |
| Leakage current | $\mathrm{I}_{\mathrm{LO}}$ | - | - | 1 | $\mu \mathrm{A}$ | Open-drain, $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{o}}=1.7 \mathrm{~V}$ |
| Input resistor | $\mathrm{R}_{\text {IN }}$ | 300K | 400K | 560K | $\Omega$ | RESET |

## preliminary

| Parameters | Sym. | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| LCD bias voltage <br> $(1 / 2$ bias $)$ | V 1 | $\mathrm{~V}_{\mathrm{DD}}-0.1$ | $\mathrm{~V}_{\mathrm{DD}}$ | - | V | $\mathrm{I} 1=5 \mu \mathrm{~A}$ |
|  | V 2 | $\mathrm{~V}_{\mathrm{DD}}-0.1$ | $\mathrm{~V}_{\mathrm{DD}}$ | - | V | $\mathrm{I} 2=5 \mu \mathrm{~A}$ |
|  | V 3 | - | $2 \mathrm{~V}_{\mathrm{DD}}$ | $2 \mathrm{~V}_{\mathrm{DD}}+0.1$ | V | $\mathrm{I} 3=5 \mu \mathrm{~A}$ |
| LCD bias voltage <br> $\left(1 /{ }_{3}\right.$ bias $)$ | V 1 | $\mathrm{~V}_{\mathrm{DD}}-0.1$ | $\mathrm{~V}_{\mathrm{DD}}$ | - | V | $\mathrm{I} 1=5 \mu \mathrm{~A}$ |
|  | V 2 | $2 \mathrm{~V}_{\mathrm{DD}}-0.1$ | $2 \mathrm{~V}_{\mathrm{DD}}$ | $2 \mathrm{~V}_{\mathrm{DD}}+0.1$ | V | $\mathrm{I} 2=5 \mu \mathrm{~A}$ |
|  | V 3 | - | $3 \mathrm{~V}_{\mathrm{DD}}$ | $3 \mathrm{~V}_{\mathrm{DD}}+0.1$ | V | $\mathrm{I} 3=5 \mu \mathrm{~A}$ |
| Frequency stability |  |  |  |  |  |  |

## preliminary

## RESET PIN TYPE

TYPE RESET-A


OSCILLATION PIN TYPE

TYPE OSC-B


TYPE OSC-D


TYPE OSC-F


## INPUT PIN TYPE

TYPE INPUT-K


I/O PIN TYPE
TYPE I/O-N
TYPE I/O-Q


## preliminary

## TYPE I/O-R

TYPE I/O-S


Path A: For set and clear bit of port instructions, data goes through path A from output data latch to CPU.
Path B : For input and test instructions, data from output pin go through path B to CPU and the output data latch will be set to high.

PAD DIAGRAM

## preliminary



Unit: $\mu \mathrm{m}$
Chip Size : $2160 \times 2370 \mu \mathrm{~m}$
Note : For PCB layout, IC substrate must be floated or connected to $\mathrm{V}_{\mathrm{SS}}$.

| Pad No. | Symbol | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :--- | :--- | :---: |
| 1 | VSS | -1153.6 | 1271.6 |
| 2 | RCIN | -1172.7 | 1103.8 |
| 3 | RCOUT | -1172.7 | 951.2 |
| 4 | LXOUT | -1172.7 | 798.6 |
| 5 | LXIN | -1172.7 | 646.0 |
| 6 | VDD | -1151.5 | 492.7 |
| 7 | P4.3 | -1172.7 | 248.5 |
| 8 | P4.2 | -1172.7 | 70.9 |
| 9 | P4.1/TRGH | -1172.7 | -103.8 |
| 10 | P4.0/SOUND | -1172.7 | -281.5 |
| 11 | SOUND | -1171.6 | -454.9 |
| 12 | P8.3 | -1172.7 | -617.2 |
| 13 | P8.2 | -1172.7 | -769.8 |
| 14 | P8.1 | -1172.7 | -926.3 |
| 15 | P8.0 | -1172.7 | -1078.9 |
| 16 | $\overline{\text { RESET }}$ | -1172.7 | -1234.1 |
| 17 | TEST | -970.7 | -1306.3 |
| 18 | P0.3 | -812.1 | -1306.3 |
| 19 | P0.2 | -659.5 | -1306.3 |

## preliminary

| Pad No. | Symbol | X | Y |
| :---: | :---: | :---: | :---: |
| 20 | P0.1 | -496.3 | -1306.3 |
| 21 | P0.0 | -343.7 | -1306.3 |
| 22 | SEG31 | -185.7 | -1306.3 |
| 23 | SEG30 | -33.1 | -1306.3 |
| 24 | SEG29 | 119.5 | -1306.3 |
| 25 | SEG28 | 272.1 | -1306.3 |
| 26 | SEG27 | 424.7 | -1306.3 |
| 27 | SEG26 | 577.3 | -1306.3 |
| 28 | SEG25 | 729.9 | -1306.3 |
| 29 | SEG24 | 882.5 | -1306.3 |
| 30 | SEG23 | 1035.1 | -1306.3 |
| 31 | SEG22 | 1187.7 | -1306.3 |
| 32 | SEG21 | 1172.7 | -1143.9 |
| 33 | SEG20 | 1172.7 | -991.3 |
| 34 | SEG19 | 1172.7 | -838.7 |
| 35 | SEG18 | 1172.7 | -686.1 |
| 36 | SEG17 | 1172.7 | -533.5 |
| 37 | SEG16 | 1172.7 | -380.9 |
| 38 | SEG15 | 1172.7 | -228.3 |
| 39 | SEG14 | 1172.7 | -75.7 |
| 40 | SEG13 | 1172.7 | 76.9 |
| 41 | SEG12 | 1172.7 | 229.5 |
| 42 | SEG11 | 1172.7 | 382.1 |
| 43 | SEG10 | 1172.7 | 534.7 |
| 44 | SEG9 | 1172.7 | 687.3 |
| 45 | SEG8 | 1172.7 | 839.9 |
| 46 | SEG7 | 1172.7 | 992.5 |
| 47 | SEG6 | 1172.7 | 1145.1 |
| 48 | SEG5 | 1187.7 | 1307.5 |
| 49 | SEG4 | 1035.1 | 1307.5 |
| 50 | SEG3 | 882.5 | 1307.5 |
| 51 | SEG2 | 729.9 | 1307.5 |
| 52 | SEG1 | 577.3 | 1307.5 |
| 53 | SEG0 | 424.7 | 1307.5 |
| 54 | COM3 | 272.1 | 1307.5 |
| 55 | COM2 | 119.5 | 1307.5 |
| 56 | COM1 | -33.1 | 1307.5 |
| 57 | COM0 | -185.7 | 1307.5 |
| 58 | VB | -338.3 | 1307.5 |
| 59 | VA | -490.9 | 1307.5 |
| 60 | V3 | -643.5 | 1307.5 |
| 61 | V2 | -796.1 | 1307.5 |
| 62 | V1 | -948.7 | 1307.5 |

## INSTRUCTION TABLE

## preliminary

## (1) Data Transfer

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LDA x | 01101010 xxxx xxxx | Acc $\leftarrow$ RAM $[\mathrm{x}]$ | 2 | 2 | - | Z | 1 |
| LDAM | 01011010 | Acc $\leftarrow$ RAM $[\mathrm{HL}]$ | 1 | 1 | - | Z | 1 |
| LDAX | 01100101 | Acc $\leftarrow$ ROM $[\mathrm{DP}]_{\mathrm{L}}$ | 1 | 2 | - | Z | 1 |
| LDAXI | 01100111 | Acc $\leftarrow \mathrm{ROM}[\mathrm{DP}]_{\mathrm{H}}, \mathrm{DP}+1$ | 1 | 2 | - | Z | 1 |
| LDH \#k | 1001 kkkk | $\mathrm{HR} \leftarrow \mathrm{k}$ | 1 | 1 | - | - | 1 |
| LDHL x | 01001110 xxxx xx00 | $\mathrm{LR} \leftarrow \mathrm{RAM}[\mathrm{x}], \mathrm{HR} \leftarrow \mathrm{RAMM}[\mathrm{x}+1]$ | 2 | 2 | - | - | 1 |
| LDIA \#k | 1101 kkkk | Acc $\leftarrow \mathrm{k}$ | 1 | 1 | - | Z | 1 |
| LDL \#k | 1000 kkkk | LR $\leftarrow \mathrm{k}$ | 1 | 1 | - | - | 1 |
| STA x | 01101001 xxxx xxxx | RAM $[\mathrm{x}] \leftarrow \mathrm{Acc}$ | 2 | 2 | - | - | 1 |
| STAM | 01011001 | RAM[HL] $\leftarrow$ Acc | 1 | 1 | - | - | 1 |
| STAMD | 01111101 | RAM[HL] $\leftarrow$ Acc, LR-1 | 1 | 1 | - | Z | C |
| STAMI | 01111111 | RAM[HL] $\leftarrow$ Acc, $\mathrm{LR}+1$ | 1 | 1 | - | Z | C' |
| STD \#k,y | 01001000 kkkk yyyy | RAM[y] $\leftarrow \mathrm{k}$ | 2 | 2 | - | - | 1 |
| STDMI \#k | 1010 kkkk | RAM[HL] $\leftarrow \mathrm{k}$, LR+1 | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| THA | 01110110 | Acc $\leftarrow \mathrm{HR}$ | 1 | 1 | - | Z | 1 |
| TLA | 01110100 | Acc $\leftarrow$ LR | 1 | 1 | - | Z | 1 |

(2) Rotate

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| RLCA | 01010000 | $\leftarrow \mathrm{CF} \leftarrow$ Acc $\longleftarrow$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |
| RRCA | 01010001 | $\rightarrow \mathrm{CF} \rightarrow \mathrm{Acc} \rightarrow$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |

(3) Arithmetic operation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| ADCAM | 01110000 | Acc $\leftarrow$ Acc + RAM $[\mathrm{HL}]+\mathrm{CF}$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |
| ADD \#k,y | 01001001 kkkk yyyy | $\mathrm{RAM}[\mathrm{y}] \leftarrow \mathrm{RAM}[\mathrm{y}]+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDA \#k | 011011100101 kkkk | Acc $\leftarrow$ Acc+k | 2 | 2 | - | Z | $\mathrm{C}^{\prime \prime}$ |
| ADDAM | 01110001 | Acc $\leftarrow$ Acc + RAM $[\mathrm{HL}]$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDH \#k | 011011101001 kkkk | $\mathrm{HR} \leftarrow \mathrm{HR}+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDL \#k | 011011100001 kkkk | $\mathrm{LR} \leftarrow \mathrm{LR}+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDM \#k | 011011101101 kkkk | RAM[HL] $\leftarrow$ RAM [HL] + k | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| DECA | 01011100 | Acc $\leftarrow$ Acc-1 | 1 | 1 | - | Z | C |
| DECL | 01111100 | LR $\leftarrow$ LR-1 | 1 | 1 | - | Z | C |
| DECM | 01011101 | RAM[HL] $\leftarrow$ RAM [HL] - 1 | 1 | 1 | - | Z | C |
| INCA | 01011110 | Acc $\leftarrow$ Acc + 1 | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |

## Preliminary

| INCL | 01111110 | $\mathrm{LR} \leftarrow \mathrm{LR}+1$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INCM | 01011111 | RAM[HL] $\leftarrow$ RAM $[\mathrm{HL}]+1$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| SUBA \#k | 011011100111 kkkk | Acc $\leftarrow \mathrm{k}$-Acc | 2 | 2 | - | Z | C |
| SBCAM | 01110010 | Acc $\leftarrow$ RAM $\left[\mathrm{HLl}-\mathrm{Acc}-\mathrm{CF}^{\prime}\right.$ | 1 | 1 | C | Z | C |
| SUBM \#k | 011011101111 kkkk | $\mathrm{RAM}[\mathrm{HL}] \leftarrow \mathrm{k}-\mathrm{RAM}[\mathrm{HL}]$ | 2 | 2 | - | Z | C |

## (4) Logical operation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | $\mathbf{S}$ |
| ANDA \#k | 011011100110 kkkk | Acc $\leftarrow$ Acc\&k | 2 | 2 | - | Z | Z' |
| ANDAM | 01111011 | Acc $\leftarrow$ Acc \& RAM[HL] | 1 | 1 | - | Z | $\mathrm{Z}^{\prime}$ |
| ANDM \#k | 011011101110 kkkk | RAM[HL] $\leftarrow$ RAM $[\mathrm{HL}] \& k$ | 2 | 2 | - | Z | $\mathrm{Z}^{\prime}$ |
| ORA \#k | 011011100100 kkkk | Acc $\leftarrow$ Acc ! k | 2 | 2 | - | Z | $\mathrm{Z}^{\prime}$ |
| ORAM | 01111000 | Acc $\leftarrow$ Acc : RAM[HL] | 1 | 1 | - | Z | Z' |
| ORM \#k | 011011101100 kkkk | RAM $[\mathrm{HL}] \leftarrow$ RAM $[\mathrm{HL}] \cdot \mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{Z}^{\prime}$ |
| XORAM | 01111001 | Acc $\leftarrow$ Acc $\wedge$ RAM $[\mathrm{HL}]$ | 1 | 1 | - | Z | $\mathrm{Z}^{\prime}$ |

(5) Exchange

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| EXA x | 01101000 xxxx xxxx | Acc $\leftrightarrow$ RAM[ x$]$ | 2 | 2 | - | Z | 1 |
| EXAH | 01100110 | Acc $\leftrightarrow$ HR | 1 | 2 | - | Z | 1 |
| EXAL | 01100100 | Acc $\leftrightarrow$ LR | 1 | 2 | - | Z | 1 |
| EXAM | 01011000 | Acc $\leftrightarrow$ RAM[HL] | 1 | 1 | - | Z | 1 |
| EXHL x | 01001100 xxxx xx00 | $\begin{aligned} & \text { LR } \leftrightarrow \text { RAM }[\mathrm{x}], \\ & \mathrm{HR} \leftrightarrow \mathrm{RAM}[\mathrm{x}+1] \end{aligned}$ | 2 | 2 | - | - | 1 |

(6) Branch

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| SBR a | 00aa aaaa | If $\mathrm{SF}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}_{11-6} \cdot \mathrm{a}_{5-0}$ else null | 1 | 1 | - | - | 1 |
| LBR a | 1100 aaaa aaaa aaaa | If $\mathrm{SF}=1$ then $\mathrm{PC} \leftarrow$ a else null | 2 | 2 | - | - | 1 |

## (7) Compare

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| CMP \#k,y | 01001011 kkkk yyyy | k-RAM[y] | 2 | 2 | C | Z | Z' |
| CMPA x | 01101011 xxxx xxxx | RAM[x]-Acc | 2 | 2 | C | Z | Z' |
| CMPAM | 01110011 | RAM[HL] - Acc | 1 | 1 | C | Z | Z' |
| CMPH \#k | 011011101011 kkkk | k - HR | 2 | 2 | - | Z | C |
| CMPIA \#k | 1011 kkkk | k - Acc | 1 | 1 | C | Z | Z' |
| CMPL \#k | 011011100011 kkkk | k-LR | 2 | 2 | - | Z | C |

## (8) Bit manipulation

## preliminary

| Mnemonic |  | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C |  |  |  | Z | S |
| CLM | b |  | 1111 00bb | RAM $[\mathrm{HL}]_{\mathrm{b}} \leftarrow 0$ | 1 | 1 | - | - | 1 |
| CLP | p,b | 01101101 11bb pppp | PORT[p] ${ }_{6} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| CLPL |  | 01100000 | PORT $\left[\mathrm{LR}_{3-2}+4\right] \mathrm{LR}_{1-0} \leftarrow 0$ | 1 | 2 | - | - | 1 |
| CLR | y,b | 01101100 11bb yyyy | RAM $[\mathrm{y}]_{\mathrm{b}} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| SEM | b | 1111 01bb | RAM $[\mathrm{HL}]_{b} \leftarrow 1$ | 1 | 1 | - | - | 1 |
| SEP | p,b | 01101101 01bb pppp | PORT[p] ${ }_{\text {b }} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| SEPL |  | 01100010 | PORT[LR $\left.{ }_{3-2}+4\right]_{\text {LR }}^{1-0}$ $\leftarrow 1$ | 1 | 2 | - | - | 1 |
| SET | y,b | 01101100 01bb yyyy | RAM $[\mathrm{y}]_{\mathrm{b}} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| TF | y,b | 01101100 00bb yyyy | $\mathrm{SF} \leftarrow \mathrm{RAM}[\mathrm{y}]_{\mathrm{b}}{ }^{\prime}$ | 2 | 2 | - | - | * |
| TFA | b | 1111 10bb | SFヶAcc ${ }_{\text {b }}{ }^{\prime}$ | 1 | 1 | - | - | * |
| TFM | b | 1111 11bb | SF $\leftarrow$ RAM $[\mathrm{HL}]_{b}{ }^{\prime}$ | 1 | 1 | - | - | * |
| TFP | p,b | 01101101 00bb pppp | SF $\leftarrow$ PORT $[\mathrm{p}]_{b}{ }^{\prime}$ | 2 | 2 | - | - | * |
| TFPL |  | 01100001 | $\mathrm{SF} \leftarrow \mathrm{PORT}\left[\mathrm{LR}_{3-2}+4\right] \mathrm{LR}_{1-0}{ }^{\prime}$ | 1 | 2 | - | - | * |
| TT | y,b | 01101100 10bb yyyy | SF $\leftarrow$ RAM [y] ${ }_{\text {b }}$ | 2 | 2 | - | - | * |
| TTP | p,b | 01101101 10bb pppp | $\mathrm{SF} \leftarrow$ PORT $[\mathrm{p}]_{\mathrm{b}}$ | 2 | 2 | - | - | * |

## (9) Subroutine

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LCALL a | 0100 0aaa aaaa aaaa | $\begin{aligned} & \text { STACK[SP] } \leftarrow \mathrm{PC}, \\ & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{PC} \leftarrow \mathrm{a} \end{aligned}$ | 2 | 2 | - | - | - |
| SCALL a | 1110 nnnn | STACK $[\mathrm{SP}] \leftarrow \mathrm{PC}$, <br> $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{PC} \leftarrow \mathrm{a}$, <br> $\mathrm{a}=8 \mathrm{n}+6(\mathrm{n}=1 \sim 15), 0086 \mathrm{~h}(\mathrm{n}=0)$ | 1 | 2 | - | - | - |
| RET | 01001111 | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{PC} \leftarrow \mathrm{STACK}[\mathrm{SP}]$ | 1 | 2 | - | - | - |

## (10) Input/output

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| INA p | 011011110100 pppp | Acc $\leftarrow$ PORT $[p]$ | 2 | 2 | - | Z | Z |
| INM p | 011011111100 pppp | RAM[HL] $\leftarrow$ PORT[p] | 2 | 2 | - | - | Z' |
| OUT \#k,p | 01001010 kkkk pppp | PORT[p] $\leftarrow \mathrm{k}$ | 2 | 2 | - | - | 1 |
| OUTA p | 01101111 000p pppp | PORT[p] $\leftarrow$ Acc | 2 | 2 | - | - | 1 |
| OUTM p | 01101111 100p pppp | PORT[p] $\leftarrow$ RAM $[\mathrm{HL}]$ | 2 | 2 | - | - | 1 |

(11) Flag manipulation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| CGF | 01010111 | $\mathrm{GF} \leftarrow 0$ | 1 | 1 | - | - | 1 |
| SGF | 01010101 | $\mathrm{GF} \leftarrow 1$ | 1 | 1 | - | - | 1 |
| TFCFC | 01010011 | $\mathrm{SF} \leftarrow \mathrm{CF}^{\prime}, \mathrm{CF} \leftarrow 0$ | 1 | 1 | 0 | - | * |

## Preliminary

| TGS | 01010100 | $\mathrm{SF} \leftarrow \mathrm{GF}$ | 1 | 1 | - | - | $*$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TTCFS | 01010010 | $\mathrm{SF} \leftarrow \mathrm{CF}, \mathrm{CF} \leftarrow 1$ | 1 | 1 | 1 | - | $*$ |
| TZS | 01011011 | $\mathrm{SF} \leftarrow \mathrm{ZF}$ | 1 | 1 | - | - | $*$ |

(12) Interrupt control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| CIL r | 01100011 11rr rrrr | $\mathrm{IL} \leftarrow \mathrm{IL}$ \& r | 2 | 2 | - | - | 1 |
| DICIL r | 01100011 10rr rrrr | EIF $\leftarrow 0$,IL $\leftarrow \mathrm{IL} \& \mathrm{r}$ | 2 | 2 | - | - | 1 |
| EICIL r | 01100011 01rr rrrr | EIF $\leftarrow 1$, IL $\leftarrow \mathrm{IL} \& \mathrm{r}$ | 2 | 2 | - | - | 1 |
| EXAE | 01110101 | MASK $\leftrightarrow$ Acc | 1 | 1 | - | - | 1 |
| RTI | 01001101 | $\begin{aligned} & \text { SP } \leftarrow \text { SP+1,FLAG.PC } \\ & \leftarrow \text { STACK[SP],EIF } \leftarrow 1 \end{aligned}$ | 1 | 2 | * | * | * |

## (13) CPU control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 | 1 | - | - |
| NOP | 01010110 | no operation |  | - |  |  |  |

(14) Timer/Counter \& Data pointer \& Stack pointer control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LDADPL | 0110101011111100 | Acc $\leftarrow[\mathrm{DP}]_{\mathrm{L}}$ | 2 | 2 | - | Z | 1 |
| LDADPM | 0101011011111101 | Acc $\leftarrow[\mathrm{DP}]_{\mathrm{M}}$ | 2 | 2 | - | Z | 1 |
| LDADPH | 0101011011111110 | Acc $\leftarrow[D P]_{H}$ | 2 | 2 | - | Z | 1 |
| LDASP | 0101011011111111 | Acc $\leftarrow$ SP | 2 | 2 | - | Z | 1 |
| LDATAL | 0110101011110100 | Acc $\leftarrow[\mathrm{TA}]_{\mathrm{L}}$ | 2 | 2 | - | Z | 1 |
| LDATAM | 0101011011110101 | Acc $\leftarrow[\mathrm{TA}]_{\mathrm{M}}$ | 2 | 2 | - | Z | 1 |
| LDATAH | 0101011011110110 | Acc $\leftarrow[\mathrm{TA}]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| LDATBL | 0110101011111000 | Acc $\leftarrow[T B]_{\mathrm{L}}$ | 2 | 2 | - | Z | 1 |
| LDATBM | 0101011011111001 | Acc $\leftarrow[T B]_{M}$ | 2 | 2 | - | Z | 1 |
| LDATBH | 0101011011111010 | Acc $\leftarrow[\mathrm{TB}]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| STADPL | 0110100111111100 | $[\mathrm{DP}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STADPM | 0110100111111101 | $[\mathrm{DP}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STADPH | 0110100111111110 | $[\mathrm{DP}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STASP | 0110100111111111 | $\mathrm{SP} \leftarrow \mathrm{Acc}$ | 2 | 2 | - | - | 1 |
| STATAL | 0110100111110100 | $[\mathrm{TA}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATAM | 0110100111110101 | $[\mathrm{TA}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATAH | 0110100111110110 | $[\mathrm{TA}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBL | 0110100111111000 | $[\mathrm{TB}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBM | 0110100111111001 | $[\mathrm{TB}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBH | 0110100111111010 | $[\mathrm{TB}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |

## preliminary

## **** SYMBOL DESCRIPTION

| Symbol | Description | Symbol | Description |
| :---: | :---: | :---: | :---: |
| HR | H register | LR | L register |
| PC | Program counter | DP | Data pointer |
| SP | Stack pointer | STACK[SP] | Stack specified by SP |
| $\mathrm{A}_{\text {CC }}$ | Accumulator | FLAG | All flags |
| CF | Carry flag | ZF | Zero flag |
| SF | Status flag | GF | General flag |
| EI | Enable interrupt register | IL | Interrupt latch |
| MASK | Interrupt mask | PORT[p] | Port ( address : p ) |
| TA | Timer/counter A | TB | Timer/counter B |
| RAM[HL] | Data memory (address : HL ) | RAM[x] | Data memory (address : x ) |
| ROM[DP] ${ }_{\text {L }}$ | Low 4-bit of program memory | ROM $[D P]_{H}$ | High 4-bit of program memory |
| [DP] ${ }_{\text {, }}$ | Low 4-bit of data pointer register | $[\mathrm{DP}]_{\mathrm{M}}$ | Middle 4-bit of data pointer register |
| $[\mathrm{DP}]_{\mathrm{H}}$ | High 4-bit of data pointer register | $[\mathrm{TA}]_{\mathrm{L}}\left([\mathrm{TB}]_{\mathrm{L}}\right)$ | Low 4-bit of timer/counter A (timer/counter B) register |
| $[\mathrm{TA}]_{\mathrm{M}}\left([\mathrm{TB}]_{\mathrm{M}}\right)$ | Middle 4-bit of timer/counter A (timer/counter B) register | $[T A]_{\mathrm{H}}\left([\mathrm{TB}]_{\mathrm{H}}\right)$ | High 4-bit of timer/counter A (timer/counter B) register |
| $\leftarrow$ | Transfer | $\leftrightarrow$ | Exchange |
| + | Addition | - | Substraction |
| \& | Logic AND | ! | Logic OR |
| $\wedge$ | Logic XOR |  | Inverse operation |
|  | Concatenation | \#k | 4-bit immediate data |
| X | 8-bit RAM address | y | 4-bit zero-page address |
| p | 4-bit or 5-bit port address | b | Bit address |
| r | 6-bit interrupt latch | $\mathrm{PC}_{11-6}$ | Bit 11 to 6 of program counter |
| $\mathrm{LR}_{1-0}$ | Contents of bit assigned by bit 1 to 0 of LR | $\mathrm{a}_{5-0}$ | Bit 5 to 0 of destination address for branch instruction |
| $\mathrm{LR}_{3-2}$ | Bit 3 to 2 of LR |  |  |

