## Programmable True Power On Hall Sensor

TLE4980C

## Features

- TPO True Power On functionality
- Mono-cell chopped Hall system
- TIM Twisted Independent Mounting
- Dynamic self-calibrating algorithm
- End-of-line programmable switching points
- TC of back-bias magnet programmable
- High sensitivity and high stability of the magnetic switching points
- High resistance to mechanical stress

- Digital output signal (voltage interface)
- Short-circuit protection
- Module style package with two 4.7 nF integrated capacitors


## General information:

The TLE4980C is an active Hall sensor ideally suited for camshaft applications. Its basic function is to map either a tooth or a notch into a unique electrical output state. It has an electrical trimming option for post-fabrication trimming in order to achieve true power on capability even in the case of production spreads such as different magnetic configurations or misalignment. An additional self-calibration module has been implemented to achieve optimum accuracy during normal running operation. It comes in a three-pin package for the supply voltage and an open drain output.

## Functional description:

The basic operation of the TLE4980C is to map a "high positive" magnetic field (tooth) into a "low" electrical output signal and to map a „low positive" magnetic field (notch) into a "high" electrical output. Optionally the other output polarity can be chosen by programming the PROM. A magnetic field is considered as positive if the North Pole of a magnet shows towards the rear side of the IC housing. Since it seems that also backbias-reduced magnetic configurations still show significant flux densities in one distinct direction the circuit will be optimised for one flux direction in order to provide an optimal signal to noise behaviour.
For understanding the operation of the TLE4980C three different modes have to be considered: Initial operation after power up: This mode will be referred to as „initial mode". Operation following the initialisation before having full information about the target wheel: This mode will be referred to as "precalibrated mode". Normal operation with running target wheel: This mode will be referred to as "calibrated mode".

## Initial mode:

The magnetic information is derived from a chopped Hall amplifier. The threshold information comes from a PROM-register that may be programmed at any time, but only once (no EEPROM). The magnetic information is compared against the threshold and the output state is set correspondingly. Some hysteresis is introduced in order to avoid false switching due to noise.
In case that there is no PROM-value available (PROM has not been programmed before) the chip starts an auto-search for the actual magnetic value. The initial threshold value is set to this magnetic value. This feature can be used to find a TPO-value for providing correct programming information to the chip simply by setting the chip in front of a well-defined static target. In this case a moving target wheel is not necessary.
In case there is a PROM value available, the open drain output will be turned on or off by comparing the magnetic field against the pre-programmed value.
During rotation of the target wheel a self-calibration procedure is started in the background. The IC memorises magnetic field values for adjusting the threshold to an optimum value. The exact way of threshold adjustment is described in more detail in the precalibrated mode. Once the IC has sufficient information for improving the accuracy (typically after 2-3 teeth) the device threshold value is adjusted and the device is switched into the precalibrated mode.

## Precalibrated mode:

In the precalibrated mode the IC permanently monitors the magnetic signal. To say it in more detail, it searches for minimum (caused by a notch) and maximum (caused by a tooth) values in the signal. Once the IC has found a pair of min / max values it calculates the optimum threshold level and adjusts the system offset in such a way, that the switching occurs on this level. The threshold adjustment is limited to increments of approx. $1,5 \mathrm{mT}$ per calibration in order to avoid totally wrong information caused by large signal disturbances (EMC-events or similar). The optimum threshold level may differ depending on the target wheel. For example, for regular gearwheels the magnetic signal
is close to a sinusoid and the optimum threshold value can be considered as $50 \%$ value, which is the mean value between minimum and maximum signal. For camshaft wheels an optimum threshold may be at a different percent-value in order to have minimum phase error over airgap variations. See fig. 4 for definition of this dynamic switching level. In case that the initial PROM-value does not lead to a switching of the IC because it is slightly out of the signal range the IC nevertheless does its switch value correction in the background. After having corrected for a sufficient amount the IC will start its output switching. The output switching includes some hysteresis in order to avoid false switching.
If the IC has not been programmed yet, it uses the default $50 \%$ value between the minimum and the maximum as switching level.

## Calibrated mode:

After a certain number of switching events (64) the accuracy is considered to be quite high. At this time the chip is switched into an averaging mode (= calibrated mode) where only minor threshold corrections are allowed. In this mode a period of 32 switching events is taken to find the absolute minimum and maximum within this period. Threshold calculation is done with these minimum and maximum. A filter algorithm is implemented, which ensures that the threshold will only be updated, if the adjustment value calculated shows in the same direction over the last four consecutive periods. Every new calculated adjustment value that shows in the same direction causes an immediate update of the threshold value. If the direction of the calculated adjustment value changes, there must be again four consecutive adjustment values in the same direction for another update of the threshold value. Additionally there is an activation level implemented, allowing the threshold to be adjusted only if a certain amount (normally bigger than 1LSB) of adjustment is calculated. The threshold correction per cycle is limited to 1 LSB. The purpose of this strategy is to avoid larger offset deviations due to singular events. Also irregularities of the target wheel are cancelled out, since the minimum and maximum values are derived over at least one full revolution of the wheel. The output switching is done at the threshold level without visible hysteresis in order to achieve maximum accuracy. Nevertheless the chip has some internal protection mechanisms in order to avoid multiple switching due to noise.

## Changing the mode:

Every time after power up the chip is reset into the initial mode. Subsequent modes (precalibrated, calibrated) are entered consequently as described before. In addition, two plausibility checks are implemented in order to enable some self-recovery strategy in case of unexpected events.
First, there is a watchdog, which checks for switching of the sensor at a certain lower speed limit. If for 12 seconds there is no switching at the output, the chip is reset into the initial mode.
Second, the IC checks if there is signal activity seen by the digital logic and at the same time there is no switching at the output. If the digital circuitry expects that there should have been 4 switching events and actually no switching has occurred at the output, the $I C$ is reset into the initial mode.

PRELIMINARY

## Reset:

There are several conditions, which can lead to a reset condition. For the IC behaviour we have to distinguish between a "output hold mode", a "long reset", a "short reset" and a "software reset".

## Output hold mode:

This operating mode means that the output is held in the actual state and there is no reset on the digital part performed. This state will be released after the IC reaches his normal operation condition again and goes back into the operating mode he was before.
The following conditions lead to the output hold mode:

- A drop in the supply voltage to a value less than 2.4 V but higher than 2.0 V for a time not longer than $1 \mu \mathrm{~s} . .2 \mu \mathrm{~s}$.


## Long reset:

This reset means a total reset of the analogue as well as for the digital part of the IC. The output is forced to its default state ("high"). This condition remains for less than 1 ms . After this time the IC is assumed to run in a stable condition and enters the initial mode where the output represents the state of the target wheel (PROM value).
The following conditions lead to a long reset:

- Power-on condition.
- Low supply voltage: drop of the supply voltage to values less than 2.4 V for a time longer than $1 \mu \mathrm{~s} . .2 \mu \mathrm{~s}$ or drop of the supply voltage to values less than 2.0 V .


## Short reset:

This reset means a reset of the digital circuitry. The output memorizes the state he had before the reset. This condition remains for approx. $1 \mu \mathrm{~s}$. After that time the chip is brought into the initial mode (output stays "high" for approx. $200 \mu$ s for an untrimmed IC). Then the output is released again and represents the state of the target wheel (PROM value).
The following conditions lead to a short reset:

- Watchdog overflow: If there is no switching at the output for more than 12 seconds.
- If there are four min- or max-events found without a switching event at the output


## Software reset:

This reset can be performed in the testmode through the serial-interface. The IC output is then used as data output for the serial interface.
The following condition lead to a software reset:

- There is a reset applied through the serial Interface

PRELIMINARY
Version 6.0

Table 1 shows an overview over the behaviour of the output under certain conditions.

|  | Unprogrammed |  | Programmed |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Noninverted | inverted | Noninverted | Inverted |
| output hold mode | $Q_{n-1}$ | - | $Q_{n-1}$ | $Q_{n-1}$ |
| long reset | High | - | High | High |
| short reset | High | - | normal TPO | inverted TPO |
| initial mode | high (self <br> calibration) | - | normal TPO | inverted TPO |
| precalibrated mode | Normal | - | Normal | Inverted |
| calibrated mode | Normal | - | Normal | Inverted |


| $Q_{n-1}$ | $\ldots$ state of output before a reset occurs |
| :--- | :--- | :--- |
| normal TPO | $\ldots$ "low" if $B>B_{\text {TPO }}$; "high" if $B<B_{\text {TPO }}$ |
| inverted TPO | $\ldots$ "high" if $B>B_{\text {TPO }} ;$ "low" if $B<B_{\text {TPO }}$ |
| normal | $\ldots$ "low" if $B>B_{\text {Threshold }} ;$ "high" if $B<B_{\text {Threshold }}$ |
| inverted | $\ldots$ "high" if $B>B_{\text {Threshold }}$; "low" if $B<B_{\text {Threshold }}$ |

Table1: Output behaviour under certain conditions

## Hysteresis concept:

There are two different hysteresis concepts implemented in the IC.
The first one is called visible hysteresis, meaning that the output switching levels are changed between two distinct values (depending on the direction of the magnetic field during a switching event), whenever a certain amount of the magnetic field has been passing through after the last switching event. The visible hysteresis is used in the initial mode. See fig. 1 for more details.
The second form of hysteresis is called hidden hysteresis. This means, that one cannot observe a hysteresis from outside. If the value of the switching level does not change, the output always switches at the same level. But inside the IC there are two distinct levels close above and below the switching level, which are used to arm the output. In other words if the value of the magnetic field crosses the lower of this hysteresis levels, then the output will be able to switch if the field crosses the switching level. After this switching event the output will be disabled until the value of the magnetic field crosses one of the two hysteresis levels. If it crosses the upper hysteresis level, then the output will be armed again and can switch if the magnetic field crosses the switching level. On the other hand, if the magnetic field does not reach the upper hysteresis level, but the lower hysteresis level will be crossed again after a switching event, then the output is allowed to switch, so that no tooth will be lost. But please notice that this causes an additional phase error. The hidden hysteresis is used in the precalibrated and calibrated mode. For more details see fig. 2


Fig. 1: Visible hysteresis (Initial mode)


Fig. 2: Hidden hysteresis (precalibrated and calibrated mode)

## Block diagram:

The block diagram is shown in fig.3. The IC consists of a spinning Hall probe (monocell in the centre of the chip) with a chopped preamplifier. Next there is a summing node for threshold level adjustment. The threshold switching is actually done in the main comparator at a signal level of „0". This means, that the whole signal is shifted by this summing node in that way, that the desired switching level occurs at zero. This adjusted signal is fed into an A/D-converter. The converter feeds a digital calibration logic. This logic monitors the digitised signal by looking for minimum and maximum values and also calculates correction values for threshold adjustment. The static switching level is simply done by fetching a digital value out of a PROM. The dynamic switching level is done by calculating a weighted average of min and max value. For $50 \%$ weighting factors are equal, for other values weighting factors are different. For example, a factor of approximately $67 \%$ can be achieved by doubling the weight of the max value. Generally speaking, a threshold level of $B_{\text {cal }}=B_{\min }+\left(B_{\max }-B_{\min }\right) * k_{0}$ can be achieved by multiplying max with the switching level $k_{0}$ and min with $\left(1-k_{0}\right)$.

## Serial interface:

The serial interface is used to program the chip. At the same time it can be used to provide special settings and to read out several internal registers status bits. The interface description consists of a physical layer and a logical layer. The physical layer describes format, timing and voltage information, whereas the logical layer describes the available commands and the meaning of bits, words and addresses.

## Physical interface layer:

The data transmission is done over the VS-pin, which generates input information and clock timing, and the out-pin Q, which delivers the output data. Generally the interface function is disabled; this means, that in normal operation including normal supply distortion the interface is not active and therefore the chip operates in its normal way. A special initialisation sequence must be performed to enter the interface mode that is also referred to as "testmode". For an untrimmed chip (this is a chip which has not been programmed yet) the initialisation sequence is quite simple: For a short time after power on or reset the chip monitors the output signal. The internal logic brings the output into a high impedance state, which will be a logical "high" caused by the external pull-up resistor. If now the chip sees a logical "low" (for at least 1 ms ), which is an output voltage lower than 0.3 V , the chip enters the testmode. For programmed chips this initialisation procedure is not possible. Instead a second initialisation mechanism has been implemented which is always valid. This means, that using this mechanism the chip will always enter the test mode even in normal operation. The test mode will be disabled after the IC has been programmed. Since you have to be in test mode while programming the IC, you can read out the programmed values as long as you do not leave the test mode.
The initialisation procedure for this second mode is as follows: Whenever the output signal is "low" the external supply has to be set to more than 7 V (nom. 7.5 V ). Whenever the output signal is "high" the external supply has to be set to less than 5 V (nom. 4.5 V ). This has to be done for at least 5 consecutive periods. The delay between the output signal and the modulated supply signal must not exceed fourty periods of the internal

PRELIMINARY
clock (less than $20 \mu$ s delay). Any disturbance in this sequence will terminate the initialisation procedure. After having successfully finished the initialisation the chip enters the testmode and data transmission can be started.
Data transmission: Serial transmission is done in words (LSB first). A logical „1" is represented by a long ( $2 / 3$ of one period) „high" voltage level (higher than 5 V ) on the supply followed by a short ( $1 / 3$ of one period) "low" voltage level (lower than 5V), whereas a logical "0" is represented by a short "high" level on the supply followed by a long "low" level. At the same time this high/low voltage combination, which forms in fact a bit, acts as a serial interface clock which clocks out logical high / low values on the output. We recommend a period length of around $100 \mu$ s per bit. See fig. 5 for a more detailed timing diagram. End of word is indicated by a long (we recommend longer than $200 \mu \mathrm{~s}$, first $30 \mu \mathrm{~s}$ should be higher than 5 V and the rest lower than 5 V ) "low" supply. Please note, that for communicating 13 bits of data 14 VS -pulses are necessary. If more than 14 input bits are transmitted the output bits are irrelevant (transmission buffer empty) whereas the input bits remain valid and start overwriting the previously transmitted bits. In any case the last 14 transmitted bits are interpreted as transmitted data word ( 13 bits) +1 stop bit. End of communication is signalled by a long „high" voltage level. A new communication has to be set up by a new initialisation sequence.

## Programming the PROM:

One possibility for programming the static threshold value is to run the IC on a testbench (or in the car), to wait until the IC has reached the calibrated mode and then simply to issue the copy commands, which transfers the calibrated threshold value into the PROM.
Use the following procedure for this type of programming:

1) Apply an oscillating magnetic field with a suitable offset (Notice that for unfused devices this offset lies in the middle of the maximum and minimum value of the magnetic field).
2) Enter the testmode with the second procedure described in the chapter "Physical interface layer".
3) Wait until the IC has reached the calibration mode.
4) Choose a k-factor and supply 12 V to the output.
5) Write the three following bit-combinations via the serial interface:

$$
\begin{aligned}
& 1010 \mathrm{k}_{6} \mathrm{k}_{5} \mathrm{k}_{4} \mathrm{k}_{3} \mathrm{k}_{2} \mathrm{k}_{1} \mathrm{k}_{0} l 1 \\
& 1011 \mathrm{k}_{6} \mathrm{k}_{5} \mathrm{k}_{4} \mathrm{k}_{3} \mathrm{k}_{2} \mathrm{k}_{1} \mathrm{k}_{0} 11 \\
& 1011111111111 \\
& 101111
\end{aligned}
$$

Here $\mathrm{k}_{\mathrm{i}}$ indicate the 7 bits of the k -factor ( $\mathrm{k}_{6} \ldots$ MSB and $\mathrm{k}_{0} \ldots$ LSB) in dual-code.
This means: 1100000 is equal to $\mathrm{k}_{0}=0.75$ and 1010010 is equal to $\mathrm{k}_{0}=0.65$.
The bit I is the so called Inverting bit, which determines either the output switches inverse to the applied magnetic field ( $\mathrm{I}={ }^{\prime \prime} 0$ ") or not ( $\mathrm{I}=$ "1").
6 ) Leave the testmode by writing a long "high" voltage level.
A second form of programming the static threshold value is to bring the IC in front of a target, which delivers a static magnetic field with a suitable strength and perform a

PRELIMINARY
power on by forcing the output to a low state for at least 1 ms . This brings the chip in the testmode and he starts immediately a successive approximation and adjusts the value of the offset-DAC to the switching level that corresponds to the field strength.
Use the following procedure for this type of programming:

1) Apply a static magnetic field with a suitable strength.
2) Enter the testmode with the first procedure described in the chapter "Physical interface layer".
3) Wait until the IC has made the successive approximation and reached the right level for the offset-DAC (at least 10 periods of the internal clock frequency after releasing the output).
4) Choose a k-factor and supply 12 V to the output.
5) Write the three following bit-combinations via the serial interface:

$$
\begin{aligned}
& 1010 \mathrm{k}_{6} \mathrm{k}_{5} \mathrm{k}_{4} \mathrm{k}_{3} \mathrm{k}_{2} \mathrm{k}_{1} \mathrm{k}_{0} I 1 \\
& 1011 \mathrm{l}_{6} \mathrm{k}_{5} \mathrm{~K}_{4} \mathrm{k}_{3} \mathrm{k}_{2} \mathrm{k}_{1} \mathrm{k}_{0} 11 \\
& 1011111111111
\end{aligned}
$$

Here again $k_{i}$ indicate the 7 bits of the $k$-factor ( $k_{6} \ldots$ MSB and $k_{0} \ldots$ LSB) in dualcode. This means: 1100000 is equal to $\mathrm{k}_{0}=0.75$ and 1010010 is equal to $\mathrm{k}_{0}=0.65$. The bit I is the so called Inverting bit, which determines either the output switches inverse to the applied magnetic field ( $\mathrm{I}={ }^{\prime \prime} 0$ ") or not ( $\mathrm{I}=$ "1").
6 ) Leave the testmode by writing a long "high" voltage level.
It has to be noted that the chip has increased power dissipation during programming for blowing the fuses. The additional power is taken out of the output.

## Overvoltage protection:

The process used for production has a breakthrough voltage of approximately 27.5 V . The chip can be brought into breakthrough without damage if the breakthrough power (current) is limited to a certain value. Usually destruction is caused by overheating the device. Therefore for short pulses the breakthrough power can be higher than for long duration stress. For example for load dump conditions an external protection resistor of $200 \Omega$ is recommended in 12 V -systems and $50 \Omega$ in 5 V -systems.


人


Fig. 4: Dynamic threshold value


## Absolute maximum ratings:

| Symbol | Name |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | max | Unit | Note |
| $\mathrm{V}_{\text {S }}$ | supply voltage | -18 |  | 18 | V |  |
|  |  | -24 |  | 24 | V | 1 h with $\mathrm{R}_{\text {series }}>=200 \Omega^{1}$ |
|  |  | -26 |  | 26 | V | 5 min with $\mathrm{R}_{\text {series }}>=200 \Omega^{i}$ |
| $\mathrm{V}_{\mathrm{Q}}$ | output OFF voltage | -0.3 |  | 18 | V |  |
|  |  | -0.3 |  | 24 | V | 1h with $\mathrm{R}_{\text {load }}>=500 \Omega$ |
|  |  | -0.3 |  | 26 | V | 5 min with $\mathrm{R}_{\text {load }}>=500 \Omega$ |
|  |  | -1.0 |  |  | V | 1h |
| $\mathrm{V}_{\mathrm{Q}}$ | output ON voltage |  |  | 16 | V | current internal limited by short circuit protection (72h@T $\mathrm{A}_{\mathrm{A}}<40^{\circ} \mathrm{C}$ ) |
|  |  |  |  | 18 | V | current internal limited by short circuit protection (1h@T ${ }_{\mathrm{A}}<40^{\circ} \mathrm{C}$ ) |
|  |  |  |  | 24 | V | current internal limited by short circuit protection (1min@T ${ }_{A}<40^{\circ} \mathrm{C}$ ) |
| $\mathrm{I}_{\mathrm{Q}}$ | continuous output current | -50 |  | 50 | mA |  |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature | -40 |  |  | ${ }^{\circ} \mathrm{C}$ |  |
|  |  |  |  | 155 | ${ }^{\circ} \mathrm{C}$ | 2000h (not additive) |
|  |  |  |  | 165 | ${ }^{\circ} \mathrm{C}$ | 1000h (not additive) |
|  |  |  |  | 175 | ${ }^{\circ} \mathrm{C}$ | 168h (not additive) |
|  |  |  |  | 195 | ${ }^{\circ} \mathrm{C}$ | $3 \times 1 \mathrm{~h}$ (additive to the other life times) |
| $\mathrm{R}_{\text {thJA }}$ | thermal resistance junction-air |  |  | 190 | K/W |  |
| $\mathrm{T}_{\text {S }}$ | storage temperature | -50 |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| B | magnetic field induction |  |  |  | mT | no limit |
| $\mathrm{V}_{\text {ESD }}$ | ESD - protection |  |  | $\pm 4$ | kV | according to standard EIA/Jesd22-A114-B HBM |

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^0]PRELIMINARY

Electro Magnetic Compatibility - (values depend on $R_{\text {series }}$ )
Ref. ISO 7637-1; test circuit of Figure 6;
$\Delta B_{\text {PP }}=2 \mathrm{mT}$ (ideal sinusoidal signal); $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{f}_{\mathrm{B}}=1 \mathrm{kHz} ; \mathrm{T}=25^{\circ} \mathrm{C} ; \mathrm{R}_{\text {series }} \geq 200 \Omega$;

| Parameter | Symbol | Level/typ | Status |
| :---: | :---: | :---: | :---: |
| testpulse 1 | $\mathrm{V}_{\mathrm{LD}}$ | $\mathrm{IV} /-100 \mathrm{~V}$ | $\mathrm{C}^{1}$ |
| testpulse 2 |  | $\mathrm{IV} / 100 \mathrm{~V}$ | C |
| testpulse 3a |  | $\mathrm{IV} /-150 \mathrm{~V}$ | A |
| testpulse 3b |  | $\mathrm{IV} /-300 \mathrm{~V}$ | C |
| testpulse 4 |  | $\mathrm{IV} / 100 \mathrm{~V}$ | A |
| testpulse 5a |  | - | $-{ }^{2}$ |
|  |  | $\mathrm{II} / 55 \mathrm{~V}$ | C |

Ref. ISO 7637-3; test circuit of Figure 6;
$\Delta B_{\text {PP }}=2 \mathrm{mT}$ (ideal sinusoidal signal); $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{f}_{\mathrm{B}}=1 \mathrm{kHz} ; \mathrm{T}=25^{\circ} \mathrm{C} ; \mathrm{R}_{\text {series }} \geq 200 \Omega$;

| No. | Parameter | Symbol | Level/typ | Status |
| :---: | :---: | :---: | :---: | :---: |
| 1.2.2 | testpulse 1 | $\mathrm{V}_{\mathrm{LD}}$ | $-/-$ | - |
|  | testpulse 2 |  | $-/-$ | - |
|  | testpulse 3a |  | $\mathrm{IV} /-300 \mathrm{~V}$ | A |
|  | testpulse 3b |  | $\mathrm{IV} / 300 \mathrm{~V}$ | A |

Note: Test criteria for status C: No missing pulse no additional pulse on the IC output signal.
Test criteria for status A: Same plus duty cycle and jitter in the specification limits. Test criteria for status E: destroyed

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

[^1]

Figure 6: Testcircuit for EMC-tests

PRELIMINARY
Version 6.0

Operating range:


[^2]PRELIMINARY
Version 6.0

## AC/DC characteristics:

| Symbol | Name |  |  |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | max |  |  |
| $\mathrm{V}_{\text {Qsat }}$ | output saturation voltage |  | 0.25 | 0.5 | V | $\mathrm{I}_{\mathrm{Q}}=20 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {Qleak }}$ | output leakage current |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{Q}}=18 \mathrm{~V}$ |
| $\mathrm{l}_{\text {ashort }}$ | current limit for short circuit protection | 30 | 50 | 80 | mA |  |
| $\mathrm{T}_{\text {prot }}$ | junction temperature limit for output protection | 195 | 210 | 230 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{t}_{\text {rise }}{ }^{1}$ | output rise time | 4 | 11 | 17 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\text {LOAD }}=4,5 . .24 \mathrm{~V} \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{C}_{\text {LOAD }}=4,7 \mathrm{nF} \text { included in } \\ & \text { package } \end{aligned}$ |
| $\mathrm{t}_{\text {fall }}{ }^{2}$ | output fall time |  | 0.4 | 0.8 | $\mu \mathrm{s}$ | $\begin{aligned} & V_{\text {LOAD }}=4,5 . .24 \mathrm{~V} \\ & R_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{C}_{\text {LOAD }}=4,7 \mathrm{nF} \text { included in } \\ & \text { package } \\ & \hline \end{aligned}$ |
| $\mathrm{I}_{\text {SVmin }}$ | supply current @ 3.5V |  | 5.5 | 6.5 | mA | $\mathrm{V}_{\mathrm{s}}=3.5 \mathrm{~V}$ |
| Is | supply current |  | 5.6 | 7.5 | mA |  |
| $\mathrm{I}_{\text {smax }}$ | supply current @ 24V |  |  | 8.0 | mA | $\mathrm{R}_{\text {series }}>=200 \Omega$ |
| $\mathrm{V}_{\text {Sclamp }}$ | Clamping voltage $\mathrm{V}_{\mathrm{s}}$-Pin |  | 27.5 |  | V | 1 mA through clamping device |
| $\mathrm{V}_{\text {Qclamp }}$ | Clamping voltage Q-Pin |  | 27.5 |  | V | 1 mA through clamping device |
| $\mathrm{t}_{\text {on }}$ | power on time |  | $0.56{ }^{3}$ | 1 | ms | Time to achieve specified accuracy. During this time the output is locked ${ }^{4}$ |
|  |  |  | $0.75^{5}$ |  | ms |  |
| $\mathrm{t}_{\mathrm{d}}{ }^{6}$ | delay time of output to magnetic edge | 6 | 10 | 14 | $\mu \mathrm{s}$ | Higher magnetic slopes and overshoots reduce $\mathrm{t}_{\mathrm{d}}$, because the signal is filtered internal. |
| $\Delta \mathrm{t}_{\mathrm{d}}$ | temperature drift of delay time of output to magnetic edge | -3 |  | 3 | $\mu \mathrm{s}$ | not additional to $t_{d}$ |
| $\mathrm{t}_{\text {watch }}$ | watchdog time |  | 12 |  | s | If there is no change at the output during this time a reset is performed. |
| $\mathrm{n}_{\text {watch }}$ | watchdog edges |  | 4 |  | - | If $n_{\text {watch }}$ min or max-events have been found and there was no change at the output a reset is performed. |

[^3]PRELIMINARY

| Symbol | Name |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | max | Unit | Note |
| $\mathrm{f}_{\text {clk }}$ | clock frequency for digital part |  | 1.76 |  | MHz |  |
| $\mathrm{f}_{\text {chopper }}$ | clock frequency used by the chopper preamplifier |  | 220 |  | kHz | output jitter is not affected by the chopper frequency |
| $\Delta \mathrm{k}_{0}$ | resolution of switching level adjustment |  | 0.8 |  | \% |  |
| $\mathrm{FSR}_{\text {odac }}$ | full scale range of the offset-DAC | 90 | 120 | 150 | mT |  |
| FSR ${ }_{\text {odactyp }}$ | full scale range of the offset-DAC | 104 | 120 | 141 | mT | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{B}_{\text {TPO_res }}$ | resolution of threshold in TPO mode |  | 0.12 |  | mT |  |
| $\Delta \mathrm{B}_{\text {TPO }}$ | drift of $\mathrm{B}_{\text {TPO- }}$-point | -1.8 |  | +3.2 | mT | $\mathrm{B}_{\text {TPO }}=44 \mathrm{mT}{ }^{1}$ |
| $\Delta \mathrm{B}_{\text {AC_cal }}$ | accuracy of threshold in calibration mode | -2 |  | 2 | \% | percentage of $\mathrm{B}_{\mathrm{cal}} ; \mathrm{B}_{\mathrm{AC}}=10 \mathrm{mT} \mathrm{T}_{\mathrm{pp}}$ sinusoidal signal ${ }^{2}$; systematic deviation due to hysteresis in the filter algorithm of $1.5 \%$ at $\mathrm{B}_{\mathrm{AC}}=10 \mathrm{mT}_{\mathrm{pp}}$ not included; |
| $\mathrm{B}_{\text {neff }}$ | effective noise value of the magnetic switching points |  | 33 |  | $\mu \mathrm{T}$ | $\mathrm{T}_{\mathrm{i}}=25^{\circ} \mathrm{C}$; The magnetic noise is normal distributed, nearly independent to frequency and without sampling noise or digital noise effects. The effective value corresponds to $1 \sigma$ probability of normal distribution. <br> Consequently a $3 \sigma$ value corresponds to $0.3 \%$ probability of appearance. |
|  |  |  | 55 | 120 | $\mu \mathrm{T}$ | Typical value corresponds to $1 \sigma$. Max value corresponds to $1 \sigma$ values in the full temperature range and include technological spreads. |

Note: The listed AC/DC and magnetic characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not other specified, typical characteristics apply at $T_{j}=25^{\circ} \mathrm{C}$ and $V_{S}=12 \mathrm{~V}$.

[^4]Package Dimensions

```
P-SSO 3-9
(Plastic Single Small Outline)
```



## Position of the Hall Element



Tape Loading Orientation


Pin Definitions and Function PSSO3-9

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | V $_{\text {S }}$ | Supply Voltage |
| 2 | GND | Ground |
| 3 | Q | Open Drain Input |

## Appendix:

## Calculation of mechanical errors:



## Systematic Phase Error $\varphi$

The systematic error comes in because of the delay-time between the threshold point and the time when the output is switching. It can be calculated as follows:

$$
\varphi=\frac{360^{\circ} \bullet n}{60} \bullet t_{d}
$$

$\varphi$... systematic phase error in ${ }^{\circ}$
n ... speed of the camshaft-wheel in $\mathrm{min}^{-1}$
$\mathrm{t}_{\mathrm{d}} \ldots$ delay time (see specification) in sec

PRELIMINARY

## Stochastic Phase Error $\Delta \varphi$

The stochastic phase error includes the error due to the variation of the delay time with temperature and the error caused by the resolution of the threshold. It can be calculated in the following way:

$$
\Delta \varphi_{d}=\frac{360^{\circ} \bullet n}{60} \bullet \Delta t_{d}
$$

$$
\Delta \varphi_{\text {cal }}=\frac{\partial \varphi}{\partial B} \bullet \Delta B_{A C_{-} \text {cal }}
$$

| $\Delta \varphi_{\mathrm{d}}$ | $\ldots$ | stochastic phase error due to the variation of the delay time over temperature in ${ }^{\circ}$ |
| :--- | :--- | :--- |
| $\Delta \varphi_{\mathrm{cal}}$ | $\ldots$ | stochastic phase error due to the resolution of the threshold value in ${ }^{\circ}$ |
| n | $\ldots$ | speed of the camshaft wheel in $\mathrm{min}^{-1}$ |
| $\frac{\partial \varphi}{\partial B}$ | $\ldots$ | inverse of the magnetic slope of the edge in ${ }^{\circ} / T$ |
| $\Delta \mathrm{t}_{\mathrm{d}}$ | $\ldots$ |  |
| $\Delta \mathrm{B}_{\text {AC_cal }} \ldots$ | variation of delay time over temperature in sec |  |

## Jitter (Repeatability)



Figure8: Phase-Jitter

The phase jitter is normally caused by the analogue system noise. If there is an update of 1 bit of the offset-DAC due to the algorithm, what could happen after a period of 16 teeth, then an additional step in the phase occurs (see description of the algorithm). This is not included in the following calculations. The noise is transformed through the slope of the magnetic edge into a phase error. The phase jitter is determined by the two formulas:

$$
\varphi_{\text {Jitter_typ }}=\frac{\partial \varphi}{\partial B} \bullet\left(B_{\text {neff }}-t y p\right)
$$

$$
\varphi_{\text {Jitter_max }^{\max }}=\frac{\partial \varphi}{\partial B} \bullet\left(B_{n_{-} \max }\right)
$$

| $\varphi_{\text {jitter_typ }}$ | $\ldots$ | typical phase jitter at $\mathrm{T}=25^{\circ} \mathrm{C}$ in ${ }^{\circ}$ (1Sigma) |
| :--- | :--- | :--- |
| $\varphi_{\text {jitter_max }}$ | $\ldots$ | maximum phase jitter at $\mathrm{T}=170^{\circ} \mathrm{C}$ in ${ }^{\circ}$ (3Sigma) |
| $\frac{\partial \varphi}{\partial B}$ | $\ldots$ | inverse of the magnetic slope of the edge in ${ }^{\circ} / T$ |
| $\mathrm{~B}_{\text {neff_typ }}$ | $\ldots$ | typical value of $\mathrm{B}_{\text {neff }}$ in $T \quad\left(1 \sigma\right.$-value at $\left.\mathrm{T}=25^{\circ} \mathrm{C}\right)$ |
| $\mathrm{B}_{n \_}$max | $\ldots$ | maximum value of $\mathrm{B}_{\mathrm{n}}$ in $T$ |
|  | $\left(3 \sigma\right.$-value at $\left.\mathrm{T}=170^{\circ} \mathrm{C}\right)$ |  |

## Example:

```
Assumption: \(\mathrm{n}=3000 \mathrm{~min}^{-1}\)
\(\mathrm{t}_{\mathrm{d}}=14 \mu \mathrm{~s}\)
\(\Delta \mathrm{t}_{\mathrm{d}}= \pm 3 \mu \mathrm{~s}\)
\(\frac{\partial B}{\partial \varphi}=1 \mathrm{mT} /{ }^{\circ}\)
\(\Delta \mathrm{B}_{\text {AC_cal }}= \pm 0.2 \mathrm{mT}(=2 \%\) of 10 mT swing \()\)
\(\mathrm{B}_{\text {neff_typ }}= \pm 33 \mu \mathrm{~T} \quad\left(1 \sigma\right.\)-value at \(\left.\mathrm{T}=25^{\circ} \mathrm{C}\right)\)
\(B_{n \_\max }= \pm 360 \mu \mathrm{~T} \quad\left(3 \sigma\right.\)-value at \(\left.\mathrm{T}=170^{\circ} \mathrm{C}\right)\)
Calculation: \(\varphi=0.252^{\circ}\)... systematic phase error
\(\Delta \varphi_{\mathrm{d}}= \pm 0.054^{\circ} \quad\)... stochastic phase error due to delay time variation
\(\Delta \varphi_{\text {cal }}= \pm 0.2^{\circ} \quad\)... stochastic phase error due to accuracy of the threshold
\(\varphi_{\text {Jitter_typ }}= \pm 0.033^{\circ} \quad \ldots \quad\) typical phase jitter \(\left(1 \sigma\right.\)-value at \(\left.\mathrm{T}=25^{\circ} \mathrm{C}\right)\)
\(\varphi_{\text {Jitter_max }}= \pm 0.36^{\circ} \quad \ldots \quad\) maximum phase jitter \(\left(3 \sigma\right.\)-value at \(\left.\mathrm{T}=170^{\circ} \mathrm{C}\right)\)
```


[^0]:    ${ }^{1}$ Accumulated life time

[^1]:    ${ }^{1}$ According to $7637-1$ the supply switched "OFF" for $\mathrm{t}=200 \mathrm{~ms}$. For battery "ON" is valid status „A"
    ${ }^{2}$ According to $7637-1$ the test voltage for test pulse 4 is $12 \mathrm{~V} \pm 0.2 \mathrm{~V}$

[^2]:    ${ }^{1}$ Encapsulated devices with $\mathrm{B}_{\mathrm{TPO}}=44 \mathrm{mT}$ and $\mathrm{B}_{\mathrm{HYS}}=0.5 \mathrm{mT}$ show minimum value of $5 \mathrm{mT}_{\mathrm{pp}}$

[^3]:    value of capacitor: $4.7 \mathrm{nF} \pm 10 \%$ (excluded drift due to temperature); ceramic: X 7 R ; maximum voltage: 100 V
    see footnote 1
    trimmed IC
    output is in high-state
    untrimmed IC
    measured at $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$; represents the influence of the production spread (corresponds to the $3 \sigma$-value) measured with a sinusoidal-field magnetic-field with an amplitude of 10 mT and a frequency of 1 kHz

[^4]:    ${ }^{1}$ This value shows the deviation from the programmed $B_{\text {TPO }}$ value and its temperature coefficient. Included are the package-effect, the deviation from the adjusted temperature coefficient of the $B_{T P O}$ point (resolution of the temperature coefficient and spread of the technologie) and the drift of the offset (over temperature and lifetime). Not included is the hysteresis in the initial mode.
    ${ }^{2}$ bigger amplitudes of signal lead to smaller values of $\Delta \mathrm{B}_{\mathrm{AC}}$ cal

