



Integrated Device Technology, Inc.

# BiCMOS STATIC RAM 64K (16K x 4-BIT)

IDT71B88

### FEATURES:

- 16K x 4 BiCMOS static RAM
- High-speed address/chip select time
  - Commercial: 10/12ns
- Single chip select
- Single 5V ( $\pm 10\%$ ) power supply
- Input and output directly TTL-compatible
- Available in 22-pin, 300 mil plastic DIP; and 24-pin, 300 mil plastic SOJ packages


### DESCRIPTION:

The IDT71B88 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

Address access times as fast as 8ns are available with power consumption of only 400mW (typ.). All inputs and outputs of the IDT71B88 are TTL-compatible, and operation is from a single 5V supply.


The IDT71B88 is packaged in a 22-pin, 300 mil plastic DIP and a 24-pin, 300 mil SOJ.

### FUNCTIONAL BLOCK DIAGRAM




3002 drw 01

### PIN CONFIGURATIONS



3002 drw 02

DIP  
TOP VIEW



3002 drw 02a

SOJ  
TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

### COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992

©1992 Integrated Device Technology, Inc.

6.3 - 1

DSC-1085/1

1

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Com'l.	Mil.	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +125	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA

- NOTE:** 3002 tbl 02
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  - V<sub>IN</sub> must not exceed V<sub>CC</sub> + 0.5V.

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz, SOJ package only)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 3dV	7	pF

- NOTE:** 3002 tbl 03
- This parameter is guaranteed by device characterization, but is not production tested.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5	—	0.8	V

- NOTE:** 3002 tbl 04
- V<sub>IL</sub> (Min.) = -1.5V for pulse width less than 10ns, once per cycle.

**TRUTH TABLE**

CS	WE	I/O	Function
L	H	DATA <sub>OUT</sub>	Read
L	L	DATA <sub>IN</sub>	Write
H	X	High-Z	Deselect Chip

- NOTE:** 3002 tbl 01
- H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71B88		Unit
			Min.	Max.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	—	10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max., CS = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	—	10	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.	—	0.5	V
		I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min.	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	V

3002 tbl 05



**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(V<sub>CC</sub> = 5.0V ± 10%)


Symbol	Parameter	71B88S10	71B88S12	Unit
		Com'l.	Com'l.	
I <sub>CC</sub>	Dynamic Operating Current, CS ≤ V <sub>IL</sub> , Outputs Open, V <sub>CC</sub> = Max., f = f <sub>MAX</sub> <sup>(2)</sup>	180	160	mA

- NOTES:** 3002 tbl 05
- All values are maximum guaranteed values.
  - f<sub>MAX</sub> = 1/TRC, all Address inputs are cycling at f<sub>MAX</sub>.





\*Including jig and scope capacitance.



### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2 & 3

3002 tbl 05

### AC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> = 5.0V ± 10%, All Temperature Ranges)


Symbol	Parameter	71B88S10		71B88S12		Unit
		Min.	Max.	Min.	Max.	
<b>Read Cycle</b>						
t <sub>RC</sub>	Read Cycle Time	10	—	12	—	ns
t <sub>AA</sub>	Address Access Time	—	10	—	12	ns
t <sub>ACS</sub>	$\overline{CS}$ Access Time	—	6	—	7	ns
t <sub>CLZ</sub> <sup>(1)</sup>	$\overline{CS}$ to Output in Low-Z	1	—	1	—	ns
t <sub>CHZ</sub> <sup>(1)</sup>	$\overline{CS}$ to Output in High-Z	—	6	—	7	ns
t <sub>OH</sub>	Out Hold from Address Change	3	—	3	—	ns
<b>Write Cycle</b>						
t <sub>WC</sub>	Write Cycle Time	10	—	12	—	ns
t <sub>CW</sub>	Chip Select to End-of-Write	8	—	9	—	ns
t <sub>AW</sub>	Address Valid to End-of-Write	8	—	9	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	8	—	9	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	ns
t <sub>WHZ</sub> <sup>(1)</sup>	$\overline{WE}$ to Output in High-Z	—	3	—	4	ns
t <sub>DW</sub>	Data Set-Up Time	5	—	6	—	ns
t <sub>DH</sub>	Data Hold from Write	0	—	0	—	ns
t <sub>OW</sub> <sup>(1)</sup>	Out Active from End-of- $\overline{WE}$	3	—	3	—	ns

**NOTES:**

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


3002 tbl 05

**TIMING WAVEFORM OF READ CYCLE NO. 1 (1,2)**



3002 drw 07

**TIMING WAVEFORM OF READ CYCLE NO.2 (1,2,3)**




6

**NOTES:**


1. WE is HIGH for read cycle,  $\overline{WE} \geq V_{IH}$ .
2. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
3. Transition is measured  $\pm 200mV$  from steady state.

3002 drw 08

**TIMING WAVEFORM OF WRITE CYCLE NO.1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1,2,5)</sup>**




**TIMING WAVEFORM OF WRITE CYCLE NO.2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1,2,4)</sup>**



**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW  $\overline{CS}$  and a LOW  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
4. If  $\overline{CS}$  low transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in the high-impedance state. If  $\overline{CS}$  high transition occurs simultaneously with or before  $\overline{WE}$  high transition, the outputs remain in the high-impedance state.
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

**ORDERING INFORMATION**



6