

March 1997

CMOS 16-Bit Microprocessor

Features

- **Compatible with NMOS 8086**
- **Completely Static CMOS Design**
 - DC 5MHz (80C86)
 - DC8MHz (80C86-2)
- **Low Power Operation**
 - ICCSB500µA Max
 - ICCOP 10mA/MHz Typ
- **1MByte of Direct Memory Addressing Capability**
- **24 Operand Addressing Modes**
- **Bit, Byte, Word and Block Move Operations**
- **8-Bit and 16-Bit Signed/Unsigned Arithmetic**
 - Binary, or Decimal
 - Multiply and Divide
- **Wide Operating Temperature Range**
 - C80C860°C to +70°C
 - I80C86 -40°C to +85°C
 - M80C86 -55°C to +125°C

Description

The Intersil 80C86 high performance 16-bit CMOS CPU is manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). Two modes of operation, minimum for small systems and maximum for larger applications such as multiprocessing, allow user configuration to achieve the highest performance level. Full TTL compatibility (with the exception of CLOCK) and industry standard operation allow use of existing NMOS 8086 hardware and software designs.


Ordering Information

PACKAGE	TEMP. RANGE	5MHz	8MHz	PKG. NO.
PDIP	0°C to +70°C	CP80C86	CP80C86-2	E40.6
	-40°C to +85°C	IP80C86	IP80C86-2	E40.6
PLCC	0°C to +70°C	CS80C86	CS80C86-2	N44.65
	-40°C to +85°C	IS80C86	IS80C86-2	N44.65
CERDIP	0°C to +70°C	CD80C86	CD80C86-2	F40.6
	-40°C to +85°C	ID80C86	ID80C86-2	F40.6
	-55°C to +125°C	MD80C86/B	MD80C86-2/B	F40.6
SMD#	-55°C to +125°C	8405201QA	8405202QA	F40.6
CLCC	-55°C to +125°C	MR80C86/B	MR80C86-2/B	J44.A
	-55°C to +125°C	8405201XA	8405202XA	J44.A


80C86

Pinouts



80C86 (DIP)
TOP VIEW



80C86 (PLCC, CLCC)
TOP VIEW



Functional Diagram



Pin Description

The following pin function descriptions are for 80C86 systems in either minimum or maximum mode. The "Local Bus" in these description is the direct multiplexed bus interface connection to the 80C86 (without regard to additional bus buffers).

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION															
AD15-AD0	2-16, 39	I/O	<p>ADDRESS DATA BUS: These lines constitute the time multiplexed memory/I/O address (T1) and data (T2, T3, TW, T4) bus. A0 is analogous to \overline{BHE} for the lower byte of the data bus, pins D7-D0. It is LOW during T1 when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A0 to condition chip select functions (See \overline{BHE}). These lines are active HIGH and are held at high impedance to the last valid logic level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence".</p>															
A19/S6 A18/S5 A17/S4 A16/S3	35-38	O	<p>ADDRESS/STATUS: During T1, these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during T2, T3, TW, T4. S6 is always LOW. The status of the interrupt enable FLAG bit (S5) is updated at the beginning of each clock cycle. S4 and S3 are encoded as shown.</p> <p>This information indicates which segment register is presently being used for data accessing. These lines are held at high impedance to the last valid logic level during local bus "hold acknowledge" or "grant sequence".</p> <table border="1" data-bbox="792 829 1237 1039"> <thead> <tr> <th>S4</th> <th>S3</th> <th>CHARACTERISTICS</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Alternate Data</td> </tr> <tr> <td>0</td> <td>1</td> <td>Stack</td> </tr> <tr> <td>1</td> <td>0</td> <td>Code or None</td> </tr> <tr> <td>1</td> <td>1</td> <td>Data</td> </tr> </tbody> </table>	S4	S3	CHARACTERISTICS	0	0	Alternate Data	0	1	Stack	1	0	Code or None	1	1	Data
S4	S3	CHARACTERISTICS																
0	0	Alternate Data																
0	1	Stack																
1	0	Code or None																
1	1	Data																
$\overline{BHE}/S7$	34	O	<p>BUS HIGH ENABLE/STATUS: During T1 the bus high enable signal (\overline{BHE}) should be used to enable data onto the most significant half of the data bus, pins D15-D8. Eight bit oriented devices tied to the upper half of the bus would normally use \overline{BHE} to condition chip select functions. \overline{BHE} is LOW during T1 for read, write, and interrupt acknowledge cycles when a byte is to be transferred on the high portion of the bus. The S7 status information is available during T2, T3 and T4. The signal is active LOW, and is held at high impedance to the last valid logic level during interrupt acknowledge and local bus "hold acknowledge" or "grant sequence", it is LOW during T1 for the first interrupt acknowledge cycle.</p> <table border="1" data-bbox="727 1329 1300 1539"> <thead> <tr> <th>\overline{BHE}</th> <th>A0</th> <th>CHARACTERISTICS</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Whole Word</td> </tr> <tr> <td>0</td> <td>1</td> <td>Upper Byte From/to Odd Address</td> </tr> <tr> <td>1</td> <td>0</td> <td>Lower Byte From/to Even address</td> </tr> <tr> <td>1</td> <td>1</td> <td>None</td> </tr> </tbody> </table>	\overline{BHE}	A0	CHARACTERISTICS	0	0	Whole Word	0	1	Upper Byte From/to Odd Address	1	0	Lower Byte From/to Even address	1	1	None
\overline{BHE}	A0	CHARACTERISTICS																
0	0	Whole Word																
0	1	Upper Byte From/to Odd Address																
1	0	Lower Byte From/to Even address																
1	1	None																
\overline{RD}	32	O	<p>READ: Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the state of the M/\overline{IO} or $\overline{S2}$ pin. This signal is used to read devices which reside on the 80C86 local bus. \overline{RD} is active LOW during T2, T3 and TW of any read cycle, and is guaranteed to remain HIGH in T2 until the 80C86 local bus has floated.</p> <p>This line is held at a high impedance logic one state during "hold acknowledge" or "grant sequence".</p>															
READY	22	I	<p>READY: is the acknowledgment from the addressed memory or I/O device that will complete the data transfer. The RDY signal from memory or I/O is synchronized by the 82C84A Clock Generator to form READY. This signal is active HIGH. The 80C86 READY input is not synchronized. Correct operation is not guaranteed if the Setup and Hold Times are not met.</p>															

Pin Description (Continued)

The following pin function descriptions are for 80C86 systems in either minimum or maximum mode. The "Local Bus" in these description is the direct multiplexed bus interface connection to the 80C86 (without regard to additional bus buffers).

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION
INTR	18	I	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.
$\overline{\text{TEST}}$	23	I	TEST: input is examined by the "Wait" instruction. If the $\overline{\text{TEST}}$ input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.
NMI	17	I	NON-MASKABLE INTERRUPT: is an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.
RESET	21	I	RESET: causes the processor to immediately terminate its present activity. The signal must transition LOW to HIGH and remain active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.
CLK	19	I	CLOCK: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
VCC	40		VCC: +5V power supply pin. A 0.1 μ F capacitor between pins 20 and 40 is recommended for decoupling.
GND	1, 20		GND: Ground. Note: both must be connected. A 0.1 μ F capacitor between pins 1 and 20 is recommended for decoupling.
MN/ $\overline{\text{MX}}$	33	I	MINIMUM/MAXIMUM: Indicates what mode the processor is to operate in. The two modes are discussed in the following sections.

Minimum Mode System

The following pin function descriptions are for the 80C86 in minimum mode (i.e., MN/ $\overline{\text{MX}}$ = V_{CC}). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described below.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION
M/ $\overline{\text{IO}}$	28	O	STATUS LINE: logically equivalent to $\overline{\text{S2}}$ in the maximum mode. It is used to distinguish a memory access from an I/O access. M/ $\overline{\text{IO}}$ becomes valid in the T4 preceding a bus cycle and remains valid until the final T4 of the cycle (M = HIGH, I/O = LOW). M/ $\overline{\text{IO}}$ is held to a high impedance logic one during local bus "hold acknowledge".
$\overline{\text{WR}}$	29	O	WRITE: indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the M/ $\overline{\text{IO}}$ signal. $\overline{\text{WR}}$ is active for T2, T3 and TW of any write cycle. It is active LOW, and is held to high impedance logic one during local bus "hold acknowledge".
$\overline{\text{INTA}}$	24	O	INTERRUPT ACKNOWLEDGE: is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3 and TW of each interrupt acknowledge cycle. Note that $\overline{\text{INTA}}$ is never floated.
ALE	25	O	ADDRESS LATCH ENABLE: is provided by the processor to latch the address into the 82C82/82C83 address latch. It is a HIGH pulse active during clock LOW of T1 of any bus cycle. Note that ALE is never floated.

80C86

Minimum Mode System (Continued)

The following pin function descriptions are for the 80C86 in minimum mode (i.e., $MN/\overline{M\bar{X}} = V_{CC}$). Only the pin functions which are unique to minimum mode are described; all other pin functions are as described below.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION
DT/ \overline{R}	27	O	DATA TRANSMIT/RECEIVE: is needed in a minimum system that desires to use a data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically, DT/ \overline{R} is equivalent to $\overline{S1}$ in maximum mode, and its timing is the same as for M/ $\overline{I\bar{O}}$ (T = HIGH, R = LOW). DT/ \overline{R} is held to a high impedance logic one during local bus "hold acknowledge".
\overline{DEN}	26	O	DATA ENABLE: provided as an output enable for a bus transceiver in a minimum system which uses the transceiver. \overline{DEN} is active LOW during each memory and I/O access and for \overline{INTA} cycles. For a read or \overline{INTA} cycle it is active from the middle of T2 until the middle of T4, while for a write cycle it is active from the beginning of T2 until the middle of T4. \overline{DEN} is held to a high impedance logic one during local bus "hold acknowledge".
HOLD HLDA	31, 30	I O	HOLD: indicates that another master is requesting a local bus "hold". To be an acknowledged, HOLD must be active HIGH. The processor receiving the "hold" will issue a "hold acknowledge" (HLDA) in the middle of a T4 or T1 clock cycle. Simultaneously with the issuance of HLDA, the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will lower HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.

Maximum Mode System

The following pin function descriptions are for the 80C86 system in maximum mode (i.e., $MN/\overline{M\bar{X}} = GND$). Only the pin functions which are unique to maximum mode are described below.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION																																				
$\overline{S0}$ $\overline{S1}$ $\overline{S2}$	26 27 28	O O O	STATUS: is active during T4, T1 and T2 and is returned to the passive state (1, 1, 1) during T3 or during TW when READY is HIGH. This status is used by the 82C88 Bus Controller to generate all memory and I/O access control signals. Any change by $\overline{S2}$, $\overline{S1}$ or $\overline{S0}$ during T4 is used to indicate the beginning of a bus cycle, and the return to the passive state in T3 or TW is used to indicate the end of a bus cycle. These signals are held at a high impedance logic one state during "grant sequence".																																				
<table border="1"> <thead> <tr> <th>$\overline{S2}$</th> <th>$\overline{S1}$</th> <th>$\overline{S0}$</th> <th>CHARACTERISTICS</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Read I/O Port</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Write I/O Port</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Halt</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>Code Access</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>Read Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>Write Memory</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Passive</td> </tr> </tbody> </table>				$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	CHARACTERISTICS	0	0	0	Interrupt Acknowledge	0	0	1	Read I/O Port	0	1	0	Write I/O Port	0	1	1	Halt	1	0	0	Code Access	1	0	1	Read Memory	1	1	0	Write Memory	1	1	1	Passive
$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	CHARACTERISTICS																																				
0	0	0	Interrupt Acknowledge																																				
0	0	1	Read I/O Port																																				
0	1	0	Write I/O Port																																				
0	1	1	Halt																																				
1	0	0	Code Access																																				
1	0	1	Read Memory																																				
1	1	0	Write Memory																																				
1	1	1	Passive																																				

80C86

Maximum Mode System (Continued)

The following pin function descriptions are for the 80C86 system in maximum mode (i.e., $\overline{MN}/\overline{MX}$ - GND). Only the pin functions which are unique to maximum mode are described below.

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION															
$\overline{RQ}/\overline{GT0}$ $\overline{RQ}/\overline{GT1}$	31, 30	I/O	<p>REQUEST/GRANT: pins are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle. Each pin is bidirectional with $\overline{RQ}/\overline{GT0}$ having higher priority than $\overline{RQ}/\overline{GT1}$. $\overline{RQ}/\overline{GT}$ has an internal pull-up bus hold device so it may be left unconnected. The request/grant sequence is as follows (see $\overline{RQ}/\overline{GT}$ Sequence Timing)</p> <ol style="list-style-type: none"> 1. A pulse of 1 CLK wide from another local bus master indicates a local bus request ("hold") to the 80C86 (pulse 1). 2. During a T4 or T1 clock cycle, a pulse 1 CLK wide from the 80C86 to the requesting master (pulse 2) indicates that the 80C86 has allowed the local bus to float and that it will enter the "grant sequence" state at the next CLK. The CPU's bus interface unit is disconnected logically from the local bus during "grant sequence". 3. A pulse 1 CLK wide from the requesting master indicates to the 80C86 (pulse 3) that the "hold" request is about to end and that the 80C86 can reclaim the local bus at the next CLK. The CPU then enters T4 (or T1 if no bus cycles pending). Each Master-Master exchange of the local bus is a sequence of 3 pulses. There must be one idle CLK cycle after each bus exchange. Pulses are active low. <p>If the request is made while the CPU is performing a memory cycle, it will release the local bus during T4 of the cycle when all the following conditions are met:</p> <ol style="list-style-type: none"> 1. Request occurs on or before T2. 2. Current cycle is not the low byte of a word (on an odd address). 3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence. 4. A locked instruction is not currently executing. <p>If the local bus is idle when the request is made the two possible events will follow:</p> <ol style="list-style-type: none"> 1. Local bus will be released during the next cycle. 2. A memory cycle will start within three clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied. 															
\overline{LOCK}	29	O	<p>LOCK: output indicates that other system bus masters are not to gain control of the system bus while \overline{LOCK} is active LOW. The \overline{LOCK} signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and is held at a high impedance logic one state during "grant sequence". In MAX mode, \overline{LOCK} is automatically generated during T2 of the first \overline{INTA} cycle and removed during T2 of the second \overline{INTA} cycle.</p>															
QS1, QS0	24, 25	O	<p>QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed. QS1 and QS0 provide status to allow external tracking of the internal 80C86 instruction queue. Note that QS1, QS0 never become high impedance.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">QSI</th> <th style="text-align: center;">QSO</th> <th style="text-align: left;"></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td>No Operation</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>First byte of op code from queue</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td>Empty the queue</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>Subsequent byte from queue</td> </tr> </tbody> </table>	QSI	QSO		0	0	No Operation	0	1	First byte of op code from queue	1	0	Empty the queue	1	1	Subsequent byte from queue
QSI	QSO																	
0	0	No Operation																
0	1	First byte of op code from queue																
1	0	Empty the queue																
1	1	Subsequent byte from queue																

Functional Description

Static Operation

All 80C86 circuitry is of static design. Internal registers, counters and latches are static and require no refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C86 can operate from DC to the specified upper frequency limit. The processor clock may be stopped in either state (HIGH/LOW) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C86 can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for bringing up your system.

Static design also allows very low frequency operation (down to DC). In a power critical situation, this can provide extremely low power operation since 80C86 power dissipation is directly related to operating frequency. As the system frequency is reduced, so is the operating power until, ultimately, at a DC input frequency, the 80C86 power requirement is the standby current, (500 μ A maximum).

Internal Architecture

The internal functions of the 80C86 processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the CPU functional diagram.

These units can interact directly, but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead-time" on the memory bus. The queue acts as a First-In-First-Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.

The execution unit receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage.

Memory Organization

The processor provides a 20-bit address to memory, which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFFF(H). The memory is logically divided into

code, data, extra and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries. (See Figure 1).




FIGURE 1. 80C86 MEMORY ORGANIZATION

TABLE 1.

TYPE OF MEMORY REFERENCE	DEFAULT SEGMENT BASE	ALTERNATE SEGMENT BASE	OFFSET
Instruction Fetch	CS	None	IP
Stack Operation	SS	None	SP
Variable (except following)	DS	CS, ES, SS	Effective Address
String Source	DS	CS, ES, SS	SI
String Destination	ES	None	DI
BP Used As Base Register	SS	CS, DS, ES	Effective Address

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the specific rules of Table 1. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into re-locatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster and more structured. (See Table 1).

Word (16-bit) operands can be located on even or odd address boundaries and are thus, not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory

accesses; one, if the word operand is on an even byte boundary and two, if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. The performance penalty does not occur for instruction fetches; only word operands.

Physically, the memory is organized as a high bank (D15-D8) and a low bank (D7-D0) of 512K bytes addressed in parallel by the processor's address lines.

Byte data with even addresses is transferred on the D7-D0 bus lines, while odd addressed byte data (A0 HIGH) is transferred on the D15-D8 bus lines. The processor provides two enable signals, BHE and A₀, to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor at the byte level as necessary.

In referencing word data, the BIU requires one or two memory cycles depending on whether the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing word operands performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.

Certain locations in memory are reserved for specific CPU operations (See Figure 2). Locations from address FFFF0H through FFFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt service routines is accessed thru its own pair of 16-bit pointers (segment address pointer and offset address pointer). The first pointer, used as the offset address, is loaded into the IP and the second pointer, which designates the base address is loaded into the CS. At this point program control is transferred to the interrupt routine. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.

Minimum and Maximum Operation Modes

The requirements for supporting minimum and maximum 80C86 systems are sufficiently different that they cannot be met efficiently using 40 uniquely defined pins. Consequently, the 80C86 is equipped with a strap pin (MN/M \bar{X}) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/M \bar{X} pin is strapped to GND, the 80C86 defines pins 24 through 31 and 34 in maximum mode. When the MN/M \bar{X} pin is strapped to V_{CC}, the 80C86 generates bus control signals itself on pins 24 through 31 and 34.

The minimum mode 80C86 can be used with either a multiplexed or demultiplexed bus. This architecture provides the 80C86 processing power in a highly integrated form.

The demultiplexed mode requires two 82C82 latches (for 64K addressability) or three 82C82 latches (for a full megabyte of addressing). An 82C86 or 82C87 transceiver can also be used if data bus buffering is required. (See Figure 6A.) The

80C86 provides \overline{DEN} and DT/ \overline{R} to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 82C88 bus controller (See Figure 6B). The 82C88 decodes status lines $\overline{S0}$, $\overline{S1}$ and $\overline{S2}$, and provides the system with all bus control signals.

Moving the bus control to the 82C88 provides better source and sink current capability to the control lines, and frees the 80C86 pins for extended large system features. Hardware lock, queue status, and two request/grant interfaces are provided by the 80C86 in maximum mode. These features allow coprocessors in local bus and remote bus configurations.

Bus Operation

The 80C86 has a combined address and data bus commonly referred to as a time multiplexed bus. This technique provides the most efficient use of pins on the processor while permitting the use of a standard 40 lead package. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of 82C82 address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4 (see Figure 3). The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states (TW) are inserted between T3 and T4. Each inserted wait state is the same duration as a CLK cycle. Periods can occur between 80C86 driven bus cycles. These are referred to as idle" states (T_i) or inactive CLK cycles. The processor uses these cycles for internal housekeeping and processing.

During T1 of any bus cycle, the ALE (Address Latch Enable) signal is emitted (by either the processor or the 82C88 bus controller, depending on the MN/M \bar{X} strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S0}$, $\overline{S1}$ and $\overline{S2}$ are used by the bus controller, in maximum mode, to identify the type of bus transaction according to Table 2.

TABLE 2.

$\overline{S2}$	$\overline{S1}$	$\overline{S0}$	CHARACTERISTICS
0	0	0	Interrupt
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (No Bus Cycle)

Status bits S3 through S7 are time multiplexed with high order address bits and the $\overline{\text{BHE}}$ signal, and are therefore valid during T2 through T4. S3 and S4 indicate which segment register (see Instruction Set Description) was used for this bus cycle in forming the address, according to Table 3.

S5 is a reflection of the PSW interrupt enable bit. S3 is always zero and S7 is a spare status bit.

TABLE 3.

S4	S3	CHARACTERISTICS
0	0	Alternate Data (Extra Segment)
0	1	Stack
1	0	Code or None
1	1	Data

I/O Addressing

In the 80C86, I/O operations can address up to a maximum of 64K I/O byte registers or 32K I/O word registers. The I/O address appears in the same format as the memory address on bus lines A15-A0. The address lines A19-A16 are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the D7-D0 bus lines and odd addressed bytes on D15-D8. Care must be taken to ensure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.




FIGURE 2. RESERVED MEMORY LOCATIONS

80C86




FIGURE 3. BASIC SYSTEM TIMING

External Interface

Processor RESET and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 80C86 RESET is required to be HIGH for greater than 4 CLK cycles. The 80C86 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval, the 80C86 operates normally beginning with the instruction in absolute location FFFF0H. (See Figure 2). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH-to-LOW transition of RESET must occur no sooner than 50 μ s (or 4 CLK cycles, whichever is greater) after power-up, to allow complete initialization of the 80C86.

NMI will not be recognized prior to the second CLK cycle following the end of RESET. If NMI is asserted sooner than nine clock cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt.

Bus Hold Circuitry

To avoid high current conditions caused by floating inputs to CMOS devices and to eliminate need for pull-up/down resistors, "bus-hold" circuitry has been used on the 80C86 pins 2-16, 26-32 and 34-39. (See Figure 4A and Figure 4B). These circuits will maintain the last valid logic state if no driving source is present (i.e., an unconnected pin or a driving source which goes to a high impedance state). To overdrive the "bus hold" circuits, an external driver must be capable of supplying approximately 400 μ A minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply current is negligible and power dissipation is significantly reduced when compared to the use of passive pull-up resistors.




FIGURE 4A. BUS HOLD CIRCUITRY PIN 2-16, 34-39




FIGURE 4B. BUS HOLD CIRCUITRY PIN 26-32

Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set Description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH, which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location. All flags and both the Code Segment and Instruction Pointer register are saved as part of the \overline{INTA} sequence. These are restored upon execution of an Interrupt Return (IRET) instruction.

Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any positive transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide, and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during or after the servicing of NMI. Another positive edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 80C86 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable flag (IF) status bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. INTR may be removed anytime after the falling edge of the first \overline{INTA} signal. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.

During the response sequence (Figure 5) the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C86 emits the $\overline{\text{LOCK}}$ signal (Max mode only) from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is supplied to the 80C86 by the 82C59A Interrupt Controller, which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RETURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.




FIGURE 5. INTERRUPT ACKNOWLEDGE SEQUENCE

Halt

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In maximum mode the processor issues appropriate HALT status on S2, S1, S0 and the 82C88 bus controller issues one ALE. The 80C86 will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator at the end of the local bus hold. An NMI or interrupt request (when interrupts enabled) or RESET will force the 80C86 out of the "HALT" state.

Read/Modify/Write (Semaphore)

Operations Via $\overline{\text{LOCK}}$

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This gives the processor the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory instruction, for example) without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following decoding of the software "LOCK" prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active a request on a RQ/GT pin will be recorded and then honored at the end of the LOCK.

External Synchronization Via TEST

As an alternative to interrupts, the 80C86 provides a single software-testable input pin ($\overline{\text{TEST}}$). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the $\overline{\text{TEST}}$ input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 80C86 three-states all output drivers while inputs and I/O pins are held at valid logic levels by internal bus-hold circuits. If interrupts are enabled, the 80C86 will recognize interrupts and process them when it regains control of the bus. The WAIT instruction is then refetched, and re-executed.

TABLE 4. 80C86 REGISTER

AX	AH	AL	ACCUMULATOR
BX	BH	BL	BASE
CX	CH	CL	COUNT
DX	DH	DL	DATA

{	SP	STACK POINTER
	BP	BASE POINTER
	SI	SOURCE INDEX
	DI	DESTINATION INDEX
{	IP	INSTRUCTION POINTER
	FLAGS _H FLAGS _L	STATUS FLAG
}	CS	CODE SEGMENT
	DS	DATA SEGMENT
	SS	STACK SEGMENT
	ES	EXTRA SEGMENT

Basic System Timing

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 6A and 6B, respectively. In minimum mode, the MN/MX pin is strapped to VCC and the processor emits bus control signals (e.g. RD, WR, etc.) directly. In maximum mode, the MN/MX pin is strapped to GND and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS compatible bus control signals. Figure 3 shows the signal timing relationships.

System Timing - Minimum System

The read cycle begins in T1 with the assertion of the Address Latch Enable (ALE) signal. The trailing (low-going) edge of this signal is used to latch the address information, which is valid on the address/data bus (AD0-AD15) at this time, into the 82C82/82C83 latch. The $\overline{\text{BHE}}$ and A0 signals address the low, high or both bytes. From T1 to T4 the M/ $\overline{\text{IO}}$ signal indicates a memory or I/O operation. At T2, the address is removed from the address/data bus and the bus is held at the last valid logic state by internal bus hold

devices. The read control signal is also asserted at T2. The read (\overline{RD}) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (82C86/82C87) is required to buffer the 80C86 local bus, signals DT/R and \overline{DEN} are provided by the 80C86.

A write cycle also begins with the assertion of ALE and the emission of the address. The M/\overline{IO} signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3 and TW, the processor asserts the write control signal. The write (\overline{WR}) signal becomes active at the beginning of T2 as opposed to the read which is delayed somewhat into T2 to provide time for output drivers to become inactive.

The \overline{BHE} and A0 signals are used to select the proper byte(s) of the memory/I/O word to be read or written according to Table 5.

TABLE 5.

\overline{BHE}	A0	CHARACTERISTICS
0	0	Whole word
0	1	Upper Byte From/To Odd Address
1	0	Lower Byte From/To Even Address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the D7-D0 bus lines and odd address bytes on D15-D8.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal (\overline{INTA}) is asserted in place of the read (\overline{RD}) signal and the address bus is held at the last valid logic state by internal bus hold devices. (See Figure 4). In the second of two successive \overline{INTA} cycles a byte of information is read from the data bus (D7-D0) as supplied by the interrupt system logic (i.e., 82C59A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interrupt vector lookup table, as described earlier.

Bus Timing - Medium Size Systems

For medium complexity systems the MN/\overline{MX} pin is connected to GND and the 82C88 Bus Controller is added to the system as well as an 82C82/82C83 latch for latching the system address, and an 82C86/82C87 transceiver to allow for bus loading greater than the 80C86 is capable of handling. Signals ALE, \overline{DEN} , and DT/R are generated by the 82C88 instead of the processor in this configuration, although their timing remains relatively the same. The 80C86 status outputs ($\overline{S2}$, $\overline{S1}$ and $\overline{S0}$) provide type-of-cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 82C86/82C87 transceiver receives the usual T and \overline{OE} inputs from the 82C88 DT/R and DEN signals.

The pointer into the interrupt vector table, which is passed during the second \overline{INTA} cycle, can be derived from an 82C59A located on either the local bus or the system bus. If the master 82C59A Priority Interrupt Controller is positioned on the local bus, the 82C86/82C87 transceiver must be disabled when reading from the master 82C59A during the interrupt acknowledge sequence and software "poll".

80C86




FIGURE 6A. MINIMUM MODE 80C86 TYPICAL CONFIGURATION




FIGURE 6B. MAXIMUM MODE 80C86 TYPICAL CONFIGURATION

80C86

Absolute Maximum Ratings

Supply Voltage	+8.0V
Input, Output or I/O Voltage	GND -0.5V to $V_{CC} + 0.5V$
Storage Temperature Range	-65°C to +150°C
Junction Temperature	
Ceramic Packages	+175°C
Plastic Packages	+150°C
Lead Temperature (Soldering 10s)	+300°C
(Lead tips only for surface mount packages)	
ESD Classification	Class 1

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
PDIP Package	50	N/A
PLCC Package	46	N/A
SBDIP Package	30	6
CLCC Package	40	6
Gate Count	9750 Gates	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Operating Conditions

Operating Supply Voltage	+4.5V to +5.5V	Operating Temperature Range: C80C86/-2	0°C to +70°C
M80C86-2 ONLY	+4.75V to +5.25V	I80C86/-2	-40°C to +85°C
		M80C86/-2	-55°C to +125°C

DC Electrical Specifications

$V_{CC} = 5.0V, \pm 10\%$; $T_A = 0^\circ C$ to +70°C (C80C86, C80C86-2)
$V_{CC} = 5.0V, \pm 10\%$; $T_A = -40^\circ C$ to +85°C (I80C86, I80C86-2)
$V_{CC} = 5.0V, \pm 10\%$; $T_A = -55^\circ C$ to +125°C (M80C86)
$V_{CC} = 5.0V, \pm 5\%$; $T_A = -55^\circ C$ to +125°C (M80C86-2)

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITION
V_{IH}	Logical One Input Voltage	2.0		V	C80C86, I80C86 (Note 5) M80C86 (Note 5)
		2.2		V	
V_{IL}	Logical Zero Input Voltage		0.8	V	
V_{IHC}	CLK Logical One Input Voltage	$V_{CC} - 0.8$		V	
V_{ILC}	CLK Logical Zero Input Voltage		0.8	V	
V_{OH}	Output High Voltage	3.0		V	$I_{OH} = -2.5mA$ $I_{OH} = -100\mu A$
		$V_{CC} - 0.4$		V	
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.5mA$
I_I	Input Leakage Current	-1.0	1.0	μA	$V_{IN} = GND$ or V_{CC} DIP Pins 17-19, 21-23, 33
I_{BHH}	Input Current-Bus Hold High	-40	-400	μA	$V_{IN} = -3.0V$ (Note 1)
I_{BHL}	Input Current-Bus Hold Low	40	400	μA	$V_{IN} = -0.8V$ (Note 2)
I_O	Output Leakage Current	-	-10.0	μA	$V_{OUT} = GND$ (Note 4)
I_{CCSB}	Standby Power Supply Current	-	500	μA	$V_{CC} = -5.5V$ (Note 3)
I_{CCOP}	Operating Power Supply Current	-	10	mA/MHz	FREQ = Max, $V_{IN} = V_{CC}$ or GND, Outputs Open

Capacitance $T_A = 25^\circ C$

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C_{IN}	Input Capacitance	25	pF	FREQ = 1MHz. All measurements are referenced to device GND
C_{OUT}	Output Capacitance	25	pF	FREQ = 1MHz. All measurements are referenced to device GND
$C_{I/O}$	I/O Capacitance	25	pF	FREQ = 1MHz. All measurements are referenced to device GND

NOTES:

- IBHH should be measured after raising V_{IN} to V_{CC} and then lowering to 3.0V on the following pins 2-16, 26-32, 34-39.
- IBHL should be measured after lowering V_{IN} to GND and then raising to 0.8V on the following pins: 2-16, 34-39.
- ICCSB tested during clock high time after halt instruction executed. $V_{IN} = V_{CC}$ or GND, $V_{CC} = 5.5V$, Outputs unloaded.
- IO should be measured by putting the pin in a high impedance state and then driving V_{OUT} to GND on the following pins: 26-29 and 32.
- MN/MX is a strap option and should be held to V_{CC} or GND.

80C86

AC Electrical Specifications

$V_{CC} = 5.0V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$ (C80C86, C80C86-2)
 $V_{CC} = 5.0V \pm 100\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C86, I80C86-2)
 $V_{CC} = 5.0V \pm 100\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86)
 $V_{CC} = 5.0V \pm 5\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86-2)

MINIMUM COMPLEXITY SYSTEM

SYMBOL	PARAMETER	80C86		80C86-2		UNITS	TEST CONDITIONS
		MIN	MAX	MIN	MAX		
TIMING REQUIREMENTS							
(1)	TCLCL	Cycle Period	200		125		ns
(2)	TCLCH	CLK Low Time	118		68		ns
(3)	TCHCL	CLK High Time	69		44		ns
(4)	TCH1CH2	CLK Rise Time		10		10	ns From 1.0V to 3.5V
(5)	TCL2C1	CLK Fall Time		10		10	ns From 3.5V to 1.0V
(6)	TDVCL	Data In Setup Time	30		20		ns
(7)	TCLDX1	Data In Hold Time	10		10		ns
(8)	TR1VCL	RDY Setup Time into 82C84A (Notes 7, 8)	35		35		ns
(9)	TCLR1X	RDY Hold Time into 82C84A (Notes 7, 8)	0		0		ns
(10)	TRYHCH	READY Setup Time into 80C86	118		68		ns
(11)	TCHRYX	READY Hold Time into 80C86	30		20		ns
(12)	TRYLCL	READY Inactive to CLK (Note 9)	-8		-8		ns
(13)	THVCH	HOLD Setup Time	35		20		ns
(14)	TINVCH	INTR, NMI, $\overline{\text{TEST}}$ Setup Time (Note 8)	30		15		ns
(15)	TILIH	Input Rise Time (Except CLK)		15		15	ns From 0.8V to 2.0V
(16)	TIHIL	Input Fall Time (Except CLK)		15		15	ns From 2.0V to 0.8V
TIMING RESPONSES							
(17)	TCLAV	Address Valid Delay	10	110	10	60	ns $C_L = 100\text{pF}$
(18)	TCLAX	Address Hold Time	10		10		ns $C_L = 100\text{pF}$
(19)	TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	ns $C_L = 100\text{pF}$
(20)	TCHSZ	Status Float Delay		80		50	ns $C_L = 100\text{pF}$
(21)	TCHSV	Status Active Delay	10	110	10	60	ns $C_L = 100\text{pF}$
(22)	TLHLL	ALE Width	TCLCH-20		TCLCH-10		ns $C_L = 100\text{pF}$
(23)	TCLLH	ALE Active Delay		80		50	ns $C_L = 100\text{pF}$
(24)	TCHLL	ALE Inactive Delay		85		55	ns $C_L = 100\text{pF}$

80C86

AC Electrical Specifications

$V_{CC} = 5.0V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$ (C80C86, C80C86-2)

$V_{CC} = 5.0V \pm 100\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C86, I80C86-2)

$V_{CC} = 5.0V \pm 100\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86)

$V_{CC} = 5.0V \pm 5\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86-2) (Continued)

MINIMUM COMPLEXITY SYSTEM

SYMBOL	PARAMETER	80C86		80C86-2		UNITS	TEST CONDITIONS		
		MIN	MAX	MIN	MAX				
(25)	TLLAX	Address Hold Time to ALE Inactive		TCHCL-10		TCHCL-10		ns	$C_L = 100pF$
(26)	TCLDV	Data Valid Delay		10	110	10	60	ns	$C_L = 100pF$
(27)	TCLDX2	Data Hold Time		10		10		ns	$C_L = 100pF$
(28)	TWHDX	Data Hold Time After \overline{WR}		TCLCL-30		TCLCL-30		ns	$C_L = 100pF$
(29)	TCVCTV	Control Active Delay 1		10	110	10	70	ns	$C_L = 100pF$
(30)	TCHCTV	Control Active Delay 2		10	110	10	60	ns	$C_L = 100pF$
(31)	TCVCTX	Control Inactive Delay		10	110	10	70	ns	$C_L = 100pF$
(32)	TAZRL	Address Float to READ Active		0		0		ns	$C_L = 100pF$
(33)	TCLRL	\overline{RD} Active Delay		10	165	10	100	ns	$C_L = 100pF$
(34)	TCLRH	\overline{RD} Inactive Delay		10	150	10	80	ns	$C_L = 100pF$
(35)	TRHAV	\overline{RD} Inactive to Next Address Active		TCLCL-45		TCLCL-40		ns	$C_L = 100pF$
(36)	TCLHAV	HLDA Valid Delay		10	160	10	100	ns	$C_L = 100pF$
(37)	TRLRH	\overline{RD} Width		2TCLCL-75		2TCLCL-50		ns	$C_L = 100pF$
(38)	TWLWH	\overline{WR} Width		2TCLCL-60		2TCLCL-40		ns	$C_L = 100pF$
(39)	TAVAL	Address Valid to ALE Low		TCLCH-60		TCLCH-40		ns	$C_L = 100pF$
(40)	TOLOH	Output Rise Time			20		15	ns	From 0.8V to 2.0V
(41)	TOHOL	Output Fall Time			20		15	ns	From 2.0V to 0.8V

NOTES:

7. Signal at 82C84A shown for reference only.
8. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
9. Applies only to T2 state (8ns into T3).

Waveforms




FIGURE 7A. BUS TIMING - MINIMUM MODE SYSTEM

NOTE: Signals at 82C84A are shown for reference only. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.

Waveforms (Continued)




FIGURE 7B. BUS TIMING - MINIMUM MODE SYSTEM

NOTE: Two \overline{INTA} cycles run back-to-back. The 80C86 local ADDR/DATA bus is floating during both \overline{INTA} cycles. Control signals are shown for the second \overline{INTA} cycle.

80C86

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$ $T_A = 0^\circ C$ to $+70^\circ C$ (C80C86, C80C86-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C86, I80C86-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86)
 $V_{CC} = 5.0V \pm 5\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86-2)

MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER)

TIMING REQUIREMENTS			80C86		80C86-2		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX			
(1)	TCLCL	CLK Cycle Period	200		125		ns	
(2)	TCLCH	CLK Low Time	118		68		ns	
(3)	TCHCL	CLK High Time	69		44		ns	
(4)	TCH1CH2	CLK Rise Time		10		10	ns	From 1.0V to 3.5V
(5)	TCL2CL1	CLK Fall Time		10		10	ns	From 3.5V to 1.0V
(6)	TDVCL	Data in Setup Time	30		20		ns	
(7)	TCLDX1	Data In Hold Time	10		10		ns	
(8)	TR1VCL	RDY Setup Time into 82C84A (Notes 10, 11)	35		35		ns	
(9)	TCLR1X	RDY Hold Time into 82C84A (Notes 10, 11)	0		0		ns	
(10)	TRYHCH	READY Setup Time into 80C86	118		68		ns	
(11)	TCHRYX	READY Hold Time into 80C86	30		20		ns	
(12)	TRYLCL	READY Inactive to CLK (Note 12)	-8		-8		ns	
(13)	TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 11)	30		15		ns	
(14)	TGVCH	$\overline{RQ}/\overline{GT}$ Setup Time	30		15		ns	
(15)	TCHGX	\overline{RQ} Hold Time into 80C86 (Note 13)	40	TCHCL+ 10	30	TCHCL+ 10	ns	
(16)	TILIH	Input Rise Time (Except CLK)		15		15	ns	From 0.8V to 2.0V
(17)	TIHIL	Input Fall Time (Except CLK)		15		15	ns	From 2.0V to 0.8V
TIMING RESPONSES								
(18)	TCLML	Command Active Delay (Note 10)	5	35	5	35	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(19)	TCLMH	Command Inactive (Note 10)	5	35	5	35	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(20)	TRYHSH	READY Active to Status Passive (Notes 12, 14)		110		65	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(21)	TCHSV	Status Active Delay	10	110	10	60	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(22)	TCLSH	Status Inactive Delay (Note 14)	10	130	10	70	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)

80C86

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$ $T_A = 0^\circ C$ to $+70^\circ C$ (C80C86, C80C86-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C86, I80C86-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86)
 $V_{CC} = 5.0V \pm 5\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86-2) **(Continued)**

MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER)

TIMING REQUIREMENTS			80C86		80C86-2		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX			
(23)	TCLAV	Address Valid Delay	10	110	10	60	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(24)	TCLAX	Address Hold Time	10		10		ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(25)	TCLAZ	Address Float Delay	TCLAX	80	TCLAX	50	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(26)	TCHSZ	Status Float Delay		80		50	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(27)	TSVLH	Status Valid to ALE High (Note 10)		20		20	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(28)	TSVMCH	Status Valid to MCE High (Note 10)		30		30	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(29)	TCLLH	CLK low to ALE Valid (Note 10)		20		20	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(30)	TCLMCH	CLK low to MCE High (Note 10)		25		25	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(31)	TCHLL	ALE Inactive Delay (Note 10)	4	18	4	18	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(32)	TCLMCL	MCE Inactive Delay (Note 10)		15		15	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(33)	TCLDV	Data Valid Delay	10	110	10	60	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(34)	TCLDX2	Data Hold Time	10		10		ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)

80C86

AC Electrical Specifications $V_{CC} = 5.0V \pm 10\%$ $T_A = 0^\circ C$ to $+70^\circ C$ (C80C86, C80C86-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$ (I80C86, I80C86-2)
 $V_{CC} = 5.0V \pm 10\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86)
 $V_{CC} = 5.0V \pm 5\%$; $T_A = -55^\circ C$ to $+125^\circ C$ (M80C86-2) **(Continued)**

MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER)

TIMING REQUIREMENTS			80C86		80C86-2		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX				
(35)	TCVNV	Control Active Delay (Note 10)		5	45	5	45	ns	$C_L = 100pF$ for All 80C86 Outputs (In Addition to 80C86 Self Load)
(36)	TCVNX	Control Inactive Delay (Note 10)		10	45	10	45	ns	$C_L = 100pF$
(37)	TAZRL	Address Float to Read Active		0		0		ns	$C_L = 100pF$
(38)	TCLRL	\overline{RD} Active Delay		10	165	10	100	ns	$C_L = 100pF$
(39)	TCLRH	\overline{RD} Inactive Delay		10	150	10	80	ns	$C_L = 100pF$
(40)	TRHAV	\overline{RD} Inactive to Next Address Active		TCLCL -45		TCLCL -40		ns	$C_L = 100pF$
(41)	TCHDTL	Direction Control Active Delay (Note 10)			50		50	ns	$C_L = 100pF$
(42)	TCHDTH	Direction Control Inactive Delay (Note 10)			30		30	ns	$C_L = 100pF$
(43)	TCLGL	\overline{GT} Active Delay		10	85	0	50	ns	$C_L = 100pF$
(44)	TCLGH	\overline{GT} Inactive Delay		10	85	0	50	ns	$C_L = 100pF$
(45)	TRLRH	\overline{RD} Width		2TCLCL L -75		2TCLCL L -50		ns	$C_L = 100pF$
(46)	TOLOH	Output Rise Time			20		15	ns	From 0.8V to 2.0V
(47)	TOHOL	Output Fall Time			20		15	ns	From 2.0V to 0.8V

NOTES:

10. Signal at 82C84A or 82C88 shown for reference only.
11. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
12. Applies only to T2 state (8ns into T3).
13. The 80C86 actively pulls the $\overline{RQ}/\overline{GT}$ pin to a logic one on the following clock low time.
14. Status lines return to their inactive (logic one) state after CLK goes low and READY goes high.

Waveforms





FIGURE 8A. BUS TIMING - MAXIMUM MODE (USING 82C88)

NOTES:

- 15. Signals at 82C84A or 82C88 are shown for reference only. RDY is sampled near the end of T2, T3, TW to determine if TW machine states are to be inserted.
- 16. The issuance of the 82C88 command and control signals ($\overline{\text{MRDC}}$, $\overline{\text{MWTC}}$, $\overline{\text{AMWC}}$, $\overline{\text{IORC}}$, $\overline{\text{IOWC}}$, $\overline{\text{AIOWC}}$, $\overline{\text{INTA}}$, and DEN) lags the active high 82C88 CEN.
- 17. Status inactive in state just prior to T4.

Waveforms (Continued)



NOTE: The coprocessor may not drive the busses outside the region shown without risking contention.

FIGURE 9. REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)





FIGURE 10. HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)



NOTE: Setup requirements for asynchronous signals only to guarantee recognition at next CLK.

FIGURE 11. ASYNCHRONOUS SIGNAL RECOGNITION




FIGURE 12. BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY)

Waveforms (Continued)






FIGURE 13. RESET TIMING

AC Test Circuit




NOTE: Includes stay and jig capacitance.

AC Testing Input, Output Waveform



NOTE: AC Testing: All input signals (other than CLK) must switch between $V_{ILMAX} - 50\% V_{IL}$ and $V_{IHMIN} + 20\% V_{IH}$. CLK must switch between 0.4V and $V_{CC} - 0.4$. Input rise and fall times are driven at 1ns/V.

Burn-In Circuits



NOTES:

$V_{CC} = 5.5V \pm 0.5V$, $GND = 0V$.
 Input voltage limits (except clock):
 V_{IL} (maximum) = 0.4V
 V_{IH} (minimum) = 2.6V, V_{IH} (clock) = ($V_{CC} - 0.4V$) minimum.
 $V_{CC/2}$ is external supply set to $2.7V \pm 10\%$.
 V_{CL} is generated on program card ($V_{CC} - 0.65V$).
 Pins 13 - 16 input sequenced instructions from internal hold devices.
 $F_0 = 100kHz \pm 10\%$.
 Node (A) = a $40\mu s$ pulse every 2.56ms.


COMPONENTS:

1. RI = $10k\Omega \pm 5\%$, 1/4W
2. RO = $1.2k\Omega \pm 5\%$, 1/4W
3. RIO = $2.7k\Omega \pm 5\%$, 1/4W
4. RC = $1k\Omega \pm 5\%$, 1/4W
5. C = $0.01\mu F$ (Minimum)

80C86

Burn-In Circuits (Continued)

MR80C86 CLCC



NOTES:

$V_{CC} = 5.5V \pm 0.5V$, $GND = 0V$.
 Input voltage limits (except clock):
 V_{IL} (maximum) = 0.4V
 V_{IH} (minimum) = 2.6V, V_{IH} (clock) = $(V_{CC} - 0.4V)$ minimum.
 $V_{CC/2}$ is external supply set to $2.7V \pm 10\%$.
 V_{CL} is generated on program card ($V_{CC} - 0.65V$).
 Pins 13 - 16 input sequenced instructions from internal hold devices.
 $F_0 = 100kHz \pm 10\%$.
 Node (A) = a $40\mu s$ pulse every 2.56ms.

COMPONENTS:

1. RI = $10k\Omega \pm 5\%$, 1/4W
2. RO = $1.2k\Omega \pm 5\%$, 1/4W
3. RIO = $2.7k\Omega \pm 5\%$, 1/4W
4. RC = $1k\Omega \pm 5\%$, 1/4W
5. C = $0.01\mu F$ (Minimum)

80C86

Metallization Topology

DIE DIMENSIONS:

249.2 x 290.9 x 19

METALLIZATION:

Type: Silicon - Aluminum

Thickness: $11\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

GLASSIVATION:

Type: Nitrox


Thickness: $10\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

WORST CASE CURRENT DENSITY:

$1.5 \times 10^5 \text{ A/cm}^2$

Metallization Mask Layout

80C86



Instruction Set Summary

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
DATA TRANSFER				
MOV = MOVE:				
Register/Memory to/from Register	1 0 0 0 1 0 d w	mod reg r/m		
Immediate to Register/Memory	1 1 0 0 0 1 1 w	mod 0 0 0 r/m	data	data if w 1
Immediate to Register	1 0 1 1 w reg	data	data if w 1	
Memory to Accumulator	1 0 1 0 0 0 w	addr-low	addr-high	
Accumulator to Memory	1 0 1 0 0 0 1 w	addr-low	addr-high	
Register/Memory to Segment Register ††	1 0 0 0 1 1 1 0	mod 0 reg r/m		
Segment Register to Register/Memory	1 0 0 0 1 1 0 0	mod 0 reg r/m		
PUSH = Push:				
Register/Memory	1 1 1 1 1 1 1 1	mod 1 1 0 r/m		
Register	0 1 0 1 0 reg			
Segment Register	0 0 0 reg 1 1 0			
POP = Pop:				
Register/Memory	1 0 0 0 1 1 1 1	mod 0 0 0 r/m		
Register	0 1 0 1 1 reg			
Segment Register	0 0 0 reg 1 1 1			
XCHG = Exchange:				
Register/Memory with Register	1 0 0 0 0 1 1 w	mod reg r/m		
Register with Accumulator	1 0 0 1 0 reg			
IN = Input from:				
Fixed Port	1 1 1 0 0 1 0 w	port		
Variable Port	1 1 1 0 1 1 0 w			
OUT = Output to:				
Fixed Port	1 1 1 0 0 1 1 w	port		
Variable Port	1 1 1 0 1 1 1 w			
XLAT = Translate Byte to AL	1 1 0 1 0 1 1 1			
LEA = Load EA to Register2	1 0 0 0 1 1 0 1	mod reg r/m		
LDS = Load Pointer to DS	1 1 0 0 0 1 0 1	mod reg r/m		
LES = Load Pointer to ES	1 1 0 0 0 1 0 0	mod reg r/m		
LAHF = Load AH with Flags	1 0 0 1 1 1 1 1			
SAHF = Store AH into Flags	1 0 0 1 1 1 1 0			
PUSHF = Push Flags	1 0 0 1 1 1 0 0			
POPF = Pop Flags	1 0 0 1 1 1 0 1			
ARITHMETIC				
ADD = Add:				
Register/Memory with Register to Either	0 0 0 0 0 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 s w	mod 0 0 0 r/m	data	data if s:w = 01
Immediate to Accumulator	0 0 0 0 0 1 0 w	data	data if w = 1	
ADC = Add with Carry:				
Register/Memory with Register to Either	0 0 0 1 0 0 d w	mod reg r/m		

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Immediate to Register/Memory	1 0 0 0 0 0 s w	mod 0 1 0 r/m	data	data if s:w = 01
Immediate to Accumulator	0 0 0 1 0 1 0 w	data	data if w = 1	
INC = Increment:				
Register/Memory	1 1 1 1 1 1 1 w	mod 0 0 0 r/m		
Register	0 1 0 0 0 reg			
AAA = ASCII Adjust for Add	0 0 1 1 0 1 1 1			
DAA = Decimal Adjust for Add	0 0 1 0 0 1 1 1			
SUB = Subtract:				
Register/Memory and Register to Either	0 0 1 0 1 0 d w	mod reg r/m		
Immediate from Register/Memory	1 0 0 0 0 0 s w	mod 1 0 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0 0 1 0 1 1 0 w	data	data if w = 1	
SBB = Subtract with Borrow				
Register/Memory and Register to Either	0 0 0 1 1 0 d w	mod reg r/m		
Immediate from Register/Memory	1 0 0 0 0 0 s w	mod 0 1 1 r/m	data	data if s:w = 01
Immediate from Accumulator	0 0 0 1 1 1 0 w	data	data if w = 1	
DEC = Decrement:				
Register/Memory	1 1 1 1 1 1 1 w	mod 0 0 1 r/m		
Register	0 1 0 0 1 reg			
NEG = Change Sign	1 1 1 1 0 1 1 w	mod 0 1 1 r/m		
CMP = Compare:				
Register/Memory and Register	0 0 1 1 1 0 d w	mod reg r/m		
Immediate with Register/Memory	1 0 0 0 0 0 s w	mod 1 1 1 r/m	data	data if s:w = 01
Immediate with Accumulator	0 0 1 1 1 1 0 w	data	data if w = 1	
AAS = ASCII Adjust for Subtract	0 0 1 1 1 1 1 1			
DAS = Decimal Adjust for Subtract	0 0 1 0 1 1 1 1			
MUL = Multiply (Unsigned)	1 1 1 1 0 1 1 w	mod 1 0 0 r/m		
IMUL = Integer Multiply (Signed)	1 1 1 1 0 1 1 w	mod 1 0 1 r/m		
AAM = ASCII Adjust for Multiply	1 1 0 1 0 1 0 0	0 0 0 0 1 0 1 0		
DIV = Divide (Unsigned)	1 1 1 1 0 1 1 w	mod 1 1 0 r/m		
IDIV = Integer Divide (Signed)	1 1 1 1 0 1 1 w	mod 1 1 1 r/m		
AAD = ASCII Adjust for Divide	1 1 0 1 0 1 0 1	0 0 0 0 1 0 1 0		
CBW = Convert Byte to Word	1 0 0 1 1 0 0 0			
CWD = Convert Word to Double Word	1 0 0 1 1 0 0 1			
LOGIC				
NOT = Invert	1 1 1 1 0 1 1 w	mod 0 1 0 r/m		
SHL/SAL = Shift Logical/Arithmetic Left	1 1 0 1 0 0 v w	mod 1 0 0 r/m		
SHR = Shift Logical Right	1 1 0 1 0 0 v w	mod 1 0 1 r/m		
SAR = Shift Arithmetic Right	1 1 0 1 0 0 v w	mod 1 1 1 r/m		
ROL = Rotate Left	1 1 0 1 0 0 v w	mod 0 0 0 r/m		
ROR = Rotate Right	1 1 0 1 0 0 v w	mod 0 0 1 r/m		
RCL = Rotate Through Carry Flag Left	1 1 0 1 0 0 v w	mod 0 1 0 r/m		

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
RCR = Rotate Through Carry Right	1 1 0 1 0 0 v w	mod 0 1 1 r/m		
AND = And:				
Reg./Memory and Register to Either	0 0 1 0 0 0 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 0 w	mod 1 0 0 r/m	data	data if w = 1
Immediate to Accumulator	0 0 1 0 0 1 0 w	data	data if w = 1	
TEST = And Function to Flags, No Result:				
Register/Memory and Register	1 0 0 0 0 1 0 w	mod reg r/m		
Immediate Data and Register/Memory	1 1 1 1 0 1 1 w	mod 0 0 0 r/m	data	data if w = 1
Immediate Data and Accumulator	1 0 1 0 1 0 0 w	data	data if w = 1	
OR = Or:				
Register/Memory and Register to Either	0 0 0 0 1 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 0 w	mod 1 0 1 r/m	data	data if w = 1
Immediate to Accumulator	0 0 0 0 1 1 0 w	data	data if w = 1	
XOR = Exclusive or:				
Register/Memory and Register to Either	0 0 1 1 0 0 d w	mod reg r/m		
Immediate to Register/Memory	1 0 0 0 0 0 0 w	mod 1 1 0 r/m	data	data if w = 1
Immediate to Accumulator	0 0 1 1 0 1 0 w	data	data if w = 1	
STRING MANIPULATION				
REP = Repeat	1 1 1 1 0 0 1 z			
MOVS = Move Byte/Word	1 0 1 0 0 1 0 w			
CMPS = Compare Byte/Word	1 0 1 0 0 1 1 w			
SCAS = Scan Byte/Word	1 0 1 0 1 1 1 w			
LODS = Load Byte/Word to AL/AX	1 0 1 0 1 1 0 w			
STOS = Stor Byte/Word from AL/A	1 0 1 0 1 0 1 w			
CONTROL TRANSFER				
CALL = Call:				
Direct Within Segment	1 1 1 0 1 0 0 0	disp-low	disp-high	
Indirect Within Segment	1 1 1 1 1 1 1 1	mod 0 1 0 r/m		
Direct Intersegment	1 0 0 1 1 0 1 0	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	1 1 1 1 1 1 1 1	mod 0 1 1 r/m		
JMP = Unconditional Jump:				
Direct Within Segment	1 1 1 0 1 0 0 1	disp-low	disp-high	
Direct Within Segment-Short	1 1 1 0 1 0 1 1	disp		
Indirect Within Segment	1 1 1 1 1 1 1 1	mod 1 0 0 r/m		
Direct Intersegment	1 1 1 0 1 0 1 0	offset-low	offset-high	
		seg-low	seg-high	
Indirect Intersegment	1 1 1 1 1 1 1 1	mod 1 0 1 r/m		
RET = Return from CALL:				
Within Segment	1 1 0 0 0 0 1 1			
Within Seg Adding Immed to SP	1 1 0 0 0 0 1 0	data-low	data-high	

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Intersegment	1 1 0 0 1 0 1 1			
Intersegment Adding Immediate to SP	1 1 0 0 1 0 1 0	data-low	data-high	
JE/JZ = Jump on Equal/Zero	0 1 1 1 0 1 0 0	disp		
JL/JNGE = Jump on Less/Not Greater or Equal	0 1 1 1 1 1 0 0	disp		
JLE/JNG = Jump on Less or Equal/ Not Greater	0 1 1 1 1 1 1 0	disp		
JB/JNAE = Jump on Below/Not Above or Equal	0 1 1 1 0 0 1 0	disp		
JBE/JNA = Jump on Below or Equal/Not Above	0 1 1 1 0 1 1 0	disp		
JP/JPE = Jump on Parity/Parity Even	0 1 1 1 1 0 1 0	disp		
JO = Jump on Overflow	0 1 1 1 0 0 0 0	disp		
JS = Jump on Sign	0 1 1 1 1 0 0 0	disp		
JNE/JNZ = Jump on Not Equal/Not Zero	0 1 1 1 0 1 0 1	disp		
JNL/JGE = Jump on Not Less/Greater or Equal	0 1 1 1 1 1 0 1	disp		
JNLE/JG = Jump on Not Less or Equal/Greater	0 1 1 1 1 1 1 1	disp		
JNB/JAE = Jump on Not Below/Above or Equal	0 1 1 1 0 0 1 1	disp		
JNBE/JA = Jump on Not Below or Equal/Above	0 1 1 1 0 1 1 1	disp		
JNP/JPO = Jump on Not Par/Par Odd	0 1 1 1 1 0 1 1	disp		
JNO = Jump on Not Overflow	0 1 1 1 0 0 0 1	disp		
JNS = Jump on Not Sign	0 1 1 1 1 0 0 1	disp		
LOOP = Loop CX Times	1 1 1 0 0 0 1 0	disp		
LOOPZ/LOOPE = Loop While Zero/Equal	1 1 1 0 0 0 0 1	disp		
LOOPNZ/LOOPNE = Loop While Not Zero/Equal	1 1 1 0 0 0 0 0	disp		
JCXZ = Jump on CX Zero	1 1 1 0 0 0 1 1	disp		
INT = Interrupt				
Type Specified	1 1 0 0 1 1 0 1	type		
Type 3	1 1 0 0 1 1 0 0			
INTO = Interrupt on Overflow	1 1 0 0 1 1 1 0			
IRET = Interrupt Return	1 1 0 0 1 1 1 1			
PROCESSOR CONTROL				
CLC = Clear Carry	1 1 1 1 1 0 0 0			
CMC = Complement Carry	1 1 1 1 0 1 0 1			
STC = Set Carry	1 1 1 1 1 0 0 1			
CLD = Clear Direction	1 1 1 1 1 1 0 0			
STD = Set Direction	1 1 1 1 1 1 0 1			
CLI = Clear Interrupt	1 1 1 1 1 0 1 0			
STI = Set Interrupt	1 1 1 1 1 0 1 1			
HLT = Halt	1 1 1 1 0 1 0 0			
WAIT = Wait	1 0 0 1 1 0 1 1			
ESC = Escape (to External Device)	1 1 0 1 1 x x x	mod x x x r/m		
LOCK = Bus Lock Prefix	1 1 1 1 0 0 0 0			

Instruction Set Summary (Continued)

MNEMONIC AND DESCRIPTION	INSTRUCTION CODE			
	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0

NOTES:

AL = 8-bit accumulator

AX = 16-bit accumulator

CX = Count register

DS = Data segment

ES = Extra segment

Above/below refers to unsigned value.

Greater = more positive;

Less = less positive (more negative) signed values

if d = 1 then "to" reg; if d = 0 then "from" reg

if w = 1 then word instruction; if w = 0 then byte instruction

if mod = 11 then r/m is treated as a REG field

if mod = 00 then DISP = O[†], disp-low and disp-high are absent

if mod = 01 then DISP = disp-low sign-extended 16-bits, disp-high is absent

if mod = 10 then DISP = disp-high:disp-low

if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP

if r/m = 010 then EA = (BP) + (SI) + DISP

if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 100 then EA = (SI) + DISP

if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP †

if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

† except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

†† MOV CS, REG/MEMORY not allowed.

if s:w = 01 then 16-bits of immediate data form the operand.

if s:w = 11 then an immediate data byte is sign extended to form the 16-bit operand.

if v = 0 then "count" = 1; if v = 1 then "count" in (C_L)

x = don't care

z is used for string primitives for comparison with ZF FLAG.

SEGMENT OVERRIDE PREFIX

001 reg 11 0

REG is assigned according to the following table:

16-BIT (w = 1)	8-BIT (w = 0)	SEGMENT
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	00 ES
101 BP	101 CH	00 ES
110 SI	110 DH	00 ES
111 DI	111 BH	00 ES

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file:

FLAGS =

X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978