

**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**

SLIS052 – NOVEMBER 1995


- Programmable-PWM Current Threshold
- Programmable-PWM Frequency Controlled by Internal or External Oscillator
- Integrated Output Recirculation Clamp Diodes
- Low  $r_{DS(on)}$  . . . 1  $\Omega$  Typ
- Four Power MOSFET Outputs
- Integrated Snubbing Clamp Voltage at 40 V
- Low Power Consumption

**description**

The power logic quad D-type latch pulse-width-modulation (PWM) driver controls open-drain DMOS transistor outputs and is designed for applications that require relatively high power. The device contains a built-in snubbing clamp and recirculation clamp on the outputs for inductive transient protection and inductive energy recirculation respectively. Power driver applications include solenoids and other medium-current or high-voltage loads. Each open-drain DMOS transistor features an independent user-programmable PWM circuit that works in conjunction with the recirculation clamping diode in order to control the average current in inductive-load applications. The PWM circuit provides a programmable current-limit threshold that disables the output until the next rising edge of the independent PWM programmable clock. Each clock is generated from a user-programmable internal or external clock reference that in turn is programmed independently for each output through a frequency divide-by circuit.

User-programmable functions are controlled through 32 EEPROM bits. These bits are programmed by placing the TPIC6E175 into program mode by taking PGM high. The address to be programmed is then set up on dual functionality terminals A0–A4 (see Tables 1 and 2). The data bit to be programmed is set up on DATA I/O, and  $V_{PP}$  is then ramped from  $V_{CC}$  to  $V_{PPH}$  and back to  $V_{CC}$  to program the bit. The programming data can then be verified by taking VER high while monitoring DATA I/O, which gives the value of the data at the address selected on A0–A4. For each user-programmable parameter, Table 3 shows the binary programming values and the option selected by each programming value.

The TPIC6E175 contains four positive-edge-triggered D-type flip-flops with direct clear input. Each flip-flop features an open-drain power DMOS-transistor output.



TERMINAL NOMENCLATURE	
OSC/VER	Oscillator/Verify
DRAIN0 – DRAIN3	Drain Output 0 to 3
CLR/A0	Clear/Address 0
D1/A1	Data 1/Address 1
GND	Ground
D2/A2	Data 2/Address 2
D3/A4	Data 3/Address 4
D4	Data 4
VCC	Logic Supply Voltage
DATA I/O	Program Data Input/Output
VPP	Programming Supply Voltage
PGM	Program Enable
VDD	Output Supply Voltage
CLK/A3	Clock/Address 3

**FUNCTION TABLE  
(each channel)**

INPUTS			OUTPUT DRAIN
CLR	CLK	D	
L	X	X	H
H	↑	H	L
H	↑	L	H
H	L	X	Latched

H = high level, L = low level, X = irrelevant

**PRODUCT PREVIEW**

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1995, Texas Instruments Incorporated

8961724 0100945 T01

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2–359

**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**

SLIS052 – NOVEMBER 1995

---

**description (continued)**

When clear ( $\overline{\text{CLR}}$ ) is high, information at the D inputs meeting the setup time requirements, is transferred to the DRAIN outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input (CLK) is at either the high or low level, the D input signal has no effect at the output. An asynchronous  $\overline{\text{CLR}}$  is provided to turn all four DMOS-transistor outputs off. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.

For proper operation,  $V_{DD}$  must be connected to a voltage source equal to or greater than the maximum drain voltage in the application.

The TPIC6E175 is offered in a 20-pin thermally-enhanced dual-in-line (NE) package and is characterized for operation over the operating case temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

**PRODUCT PREVIEW**

---

■ 8961724 0100946 948 ■


2-360

 **TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**  
SLIS052 - NOVEMBER 1995

functional block diagram



**PRODUCT PREVIEW**

■ 8961724 0100947 884 ■




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-361

**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**  
 SLIS052 - NOVEMBER 1995

equivalent inputs and outputs



PRODUCT PREVIEW

8961724 0100948 710

2-362

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
DATA I/O	18	I/O	Programming data input/output
DRAIN0	19	O	Drain outputs 0-3
DRAIN1	2		
DRAIN2	9		
DRAIN3	12		
D2/A2	7	I	Data 2 or Address 2
GND	5, 6, 15, 16	—	Ground
OSC/VER	1	I	Oscillator or Programming verify
PGM	13	I	Program enable
D3/A4	10	I	Data 3 or Address 4
CLR/A0	3	I	Clear or Address 0
CLK/A3	8	O	Clock or Address 3
D1/A1	4	I	Data 1 or Address 1
D4	14	I	Data 4
V <sub>CC</sub>	20	—	Logic supply voltage
V <sub>DD</sub>	11	—	Output supply voltage
V <sub>PP</sub>	17	—	Programming supply voltage




Figure 1. Recommended EEPROM Programming Sequence

PRODUCT PREVIEW

8961724 0100949 657



POST OFFICE BOX 855303 • DALLAS, TEXAS 75265

2-363

**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**

SLIS052 – NOVEMBER 1995

**Table 1. Function Selection for Dual-Functionality Terminals**

TERMINAL NUMBER	NORMAL MODE (PGM = L)	PROGRAM MODE (PGM = H)
1	OSC	VER
3	CLR	A0
4	D1	A1
7	D2	A2
8	CLK	A3
10	D3	A4

H = high level, L = low level

**Table 2. EEPROM Bit Description**

BIT		USER-PROGRAMMABLE PARAMETER	DESCRIPTION†
NO.	ADDRESS		
0	00000	Internal/External Oscillator	Selects internal or external oscillator to be used for PWM clock
1 (LSB) 2 3 4 (MSB)	00001 00010 00011 00100	DRAIN0 Frequency Multiplexer	Selects PWM frequency based on internal/external clock frequency and the number of divide-by-2s chosen
5 (LSB) 6 7 8 (MSB)	00101 00110 00111 01000	DRAIN1 Frequency Multiplexer	Selects PWM frequency based on internal/external clock frequency and the number of divide-by-2s chosen
9 (LSB) 10 11 12 (MSB)	01001 01010 01011 01100	DRAIN2 Frequency Multiplexer	Selects PWM frequency based on internal/external clock frequency and the number of divide-by-2s chosen
13 (LSB) 14 15 16 (MSB)	01101 01110 01111 10000	DRAIN3 Frequency Multiplexer	Selects PWM frequency based on internal/external clock frequency and the number of divide-by-2s chosen
17 (LSB) 18 19 (MSB)	10001 10010 10011	DRAIN0 Current Sense Adjust	Selects the peak current for the PWM-chop mode
20 (LSB) 21 22 (MSB)	10100 10101 10110	DRAIN1 Current Sense Adjust	Selects the peak current for the PWM-chop mode
23 (LSB) 24 25 (MSB)	10111 11000 11001	DRAIN2 Current Sense Adjust	Selects the peak current for the PWM-chop mode
26 (LSB) 27 28 (MSB)	11010 11011 11100	DRAIN3 Current Sense Adjust	Selects the peak current for the PWM-chop mode
29 (LSB) 30 31 (MSB)	11101 11110 11111	Oscillator Frequency Adjust	Selects the frequency of the internal oscillator

† See Table 3

PRODUCT PREVIEW

8961724 0100950 379

2-364



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Table 3. EEPROM Programming Values

PROGRAMMABLE PARAMETER	OPTION SELECTED	BINARY VALUE MSB< . . . > LSB
Internal/External Oscillator	Internal Oscillator	0
	External Oscillator	1
Frequency Multiplexer for All Drain Outputs	Oscillator ÷ 1	0000
	Oscillator ÷ 2	0001
	Oscillator ÷ 4	0010
	Oscillator ÷ 8	0011
	Oscillator ÷ 16	0100
	Oscillator ÷ 32	0101
	Oscillator ÷ 64	0110
	Oscillator ÷ 128	0111
	Oscillator ÷ 256	1000
	Oscillator ÷ 512	1001
	Oscillator ÷ 1024	1010
	Oscillator ÷ 2048	1011
	Oscillator ÷ 4096	1100
	Oscillator ÷ 8192	1101
	Oscillator ÷ 16384	1110
Oscillator ÷ 32768	1111	
Current Sense Adjust for All Drain Outputs	300 mA†	000
	400 mA†	001
	500 mA†	010
	600 mA†	011
	700 mA†	100
	800 mA†	101
	900 mA†	110
1000 mA†	111	
Oscillator Frequency Adjust	Internal Oscillator, Frequency = 1.2 MHz	000
	Internal Oscillator, Frequency = 1.1 MHz	001
	Internal Oscillator, Frequency = 0.9 MHz	010
	Internal Oscillator, Frequency = 0.8 MHz	011
	Internal Oscillator, Frequency = 0.6 MHz	100
	Internal Oscillator, Frequency = 0.5 MHz	101
	Internal Oscillator, Frequency = 0.3 MHz	110
Internal Oscillator, Frequency = 0.1 MHz	111	

† Current target ±20%

PRODUCT PREVIEW

8961724 0100951 205



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**

SLIS052 – NOVEMBER 1995

**absolute maximum ratings over operating case temperature range (unless otherwise noted)†**

Logic supply voltage, $V_{CC}$ (see Note 1)	7 V
Logic input voltage range, $V_I$	-0.3 V to 7 V
Output supply voltage, $V_{DD}$ (see Note 1)	40 V
Programming supply voltage during programming, $V_{PP}$ (see Notes 1 and 2)	16 V
Programming supply voltage, verify/normal operation, $V_{PP}$	7 V
Power DMOS drain-to-source voltage, $V_{DS}$ (see Note 3)	40 V
Continuous source-to-drain diode current	1 A
Pulsed source-to-drain diode current (see Note 3)	1 A
PWM output current, each output, all outputs on, $I_{O(PWM)}$ , $T_A = 25^\circ\text{C}$ , $d = 10\%$ (see Note 4 and Figure 10)	900 mA
PWM output current, each output, all outputs on, $I_{O(PWM)}$ , $T_A = 25^\circ\text{C}$ , $d = 50\%$ (see Note 4 and Figure 9)	800 mA
Peak drain current, single output, $I_{D(PWM)}$ , $T_A = 25^\circ\text{C}$ (see Notes 3 and 4)	1 A
Avalanche current, $I_{(AV)}$ (see Note 5 and Figure 7)	1 A
Single-pulse avalanche energy, $E_A$ (see Note 5 and Figure 7)	100 mJ
Continuous total power dissipation	See Dissipation Rating Table
Operating case temperature range, $T_C$	-40°C to 125°C
Operating virtual junction temperature range, $T_J$	-40°C to 150°C
Storage temperature range, $T_{stg}$	-65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. All voltage values are with respect to GND.
  2. For programming waveform, see Figure 2.
  3. Each power DMOS source is internally connected to GND. Pulse duration  $\leq 100 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
  4. Output current depends upon program current-sense adjust and load conditions.
  5.  $V_{supply} = 24 \text{ V}$ , starting junction temperature,  $(T_{JS}) = 25^\circ\text{C}$ ,  $L = 87 \text{ mH}$ ,  $I_{AS} = 1 \text{ A}$ .

**DISSIPATION RATING TABLE**

PACKAGE	$T_C \leq 25^\circ\text{C}$ POWER RATING	OPERATING FACTOR ABOVE $T_C = 25^\circ\text{C}$	$T_C = 125^\circ\text{C}$ POWER RATING
NE	2775 mW	20 mW/°C	775 mW
NE on FR-4 PCB	4163 mW	33.3 mW/°C	833 mW

**recommended operating conditions**

	MIN	MAX	UNIT
Logic supply voltage, $V_{CC}$	4.5	5.5	V
Output supply voltage, $V_{DD}$		40	V
Programming supply voltage during programming, $V_{PP}$	12	15	V
Programming supply voltage during verify or normal operation, $V_{PP}$	$V_{CC} - 0.7$	$V_{CC}$	V
High-level input voltage, $V_{IH}$	$0.85 V_{CC}$	$V_{CC}$	V
Low-level input voltage, $V_{IL}$	0	$0.15 V_{CC}$	V
Operating case temperature, $T_C$	-40	125	°C

**PRODUCT PREVIEW**

■ 8961724 0100952 141 ■



**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**

SLIS052 – NOVEMBER 1995

**electrical characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_C = 25^\circ\text{C}$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$V_{(BR)DSX}$	Drain-source breakdown voltage $I_D = 1\text{ mA}$	40			V	
$V_{SD}$	Source-drain diode forward voltage $I_F = 1\text{ A}$		1	1.5	V	
$V_{OH}(\text{DATA I/O})$	High-level data output voltage $I_{OH} = -100\text{ }\mu\text{A}$ , $V_{CC} = 4.5\text{ V}$	4.25	4.46		V	
$V_{OL}(\text{DATA I/O})$	Low-level data output voltage $I_{OL} = 100\text{ }\mu\text{A}$ , $V_{CC} = 4.5\text{ V}$		200	250	mV	
$V_f$	Forward clamp voltage $I_f = 1\text{ A}$		1.35	2	V	
$I_{IH}$	High-level input current $V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$			1	$\mu\text{A}$	
$I_{IL}$	Low-level input current $V_{CC} = 5.5\text{ V}$ , $V_I = 0$			-1	$\mu\text{A}$	
$I_{CC}$	Logic supply current $I_O = 0$ , All inputs low		1.6	5	mA	
$I_{CC}(\text{freq})$	Logic supply current at frequency SRCK = 5 MHz, $I_O = 0$		5.5		mA	
$I_{DS}$	Off-state drain current $V_{DD} = 40\text{ V}$ , $V_{DS} = 35\text{ V}$		0.2	1	$\mu\text{A}$	
		$V_{DD} = 40\text{ V}$ , $V_{DS} = 30\text{ V}$ , $T_C = 125^\circ\text{C}$		1		5
$r_{DS(on)}$	Static drain-to-source on-state resistance $I_D = 200\text{ mA}$ , $V_{CC} = 4.5\text{ V}$		1	1.5	$\Omega$	
		$I_D = 200\text{ mA}$ , $V_{CC} = 4.5\text{ V}$ , $T_C = 125^\circ\text{C}$		1.6		2.4
		$I_D = 750\text{ mA}$ , $V_{CC} = 4.5\text{ V}$		1.1		1.75

**timing requirements over recommended ranges of supply voltage and operating case temperature**

	MIN	MAX	UNIT
$t_{SU}$ Setup time, D high before CLK $\uparrow$ (see Figure 5)	20		ns
$t_{SU1}$ Setup time, VER to PGM (see Figure 2)	2		$\mu\text{s}$
$t_{SU2}$ Setup time, address and DATA I/O to $V_{pp}$ (see Figure 2)	2		$\mu\text{s}$
$t_{SU3}$ Setup time, PGM to DATA I/O (see Figure 2)	2		$\mu\text{s}$
$t_{SU4}$ Setup time, PGM to address (see Figure 2)	2		$\mu\text{s}$
$t_H$ Hold time, D high before CLK $\uparrow$ (see Figure 5)	20		ns
$t_{H1}$ PGM hold time, DATA I/O (see Figure 2)	2		$\mu\text{s}$
$t_{H2}$ Hold time, DATA I/O after $V_{pp}$ (see Figure 2)	2		$\mu\text{s}$
$t_W$ Pulse duration (see Figure 5)	40		ns
$t_{W1}$ Pulse duration, $V_{pp}$ program (see Figure 2)	5		ms
$t_{PD}$ Propagation delay, VER to DATA I/O (see Figure 2)	2		$\mu\text{s}$
$t_r$ Rise time, $V_{pp}$ during programming (see Figure 2)	2	3	ms
$t_f$ Fall time, $V_{pp}$ during programming (see Figure 2)	2	3	ms

**switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_C = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from CLK $C_L = 30\text{ pF}$ , $I_D = 250\text{ mA}$ ,		650		ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from CLK See Figure 5		150		ns
$t_{r1}$	Rise time, drain output (see Figure 5)		750		ns
$t_{f1}$	Fall time, drain output (see Figure 5)		425		ns
$t_{rr}$	Reverse-recovery time (see Figure 6)		300		ns
$t_{rra}$	Reverse-recovery current rise time (see Figure 6)	$I_F = 250\text{ mA}$ , $di/dt = 40\text{ A}/\mu\text{s}$	100		ns

**PRODUCT PREVIEW**

8961724 0100953 088



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-367


**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**

SLIS052 - NOVEMBER 1995

**thermal resistance**

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$R_{\theta JC}$	Thermal resistance, junction-to-case		8.3	$^{\circ}C/W$
$R_{\theta JA}$	Thermal resistance, junction-to-ambient		50	

**PARAMETER MEASUREMENT INFORMATION**



**Figure 2. Programming Waveforms**

**PRODUCT PREVIEW**


8961724 0100954 T14

2-368




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**PARAMETER MEASUREMENT INFORMATION**



**Figure 3. Resistive Load Operation**



**Figure 4. Inductor Load Operation**

- NOTES: A. The word generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $t_w = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_0 = 50 \Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- C. DRAIN0 and DRAIN3 remain at 15 V with  $0_A I_L$ .

**PRODUCT PREVIEW**

8961724 0100955 950




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-369

**TPIC6E175**  
**POWER LOGIC EEPROM-PROGRAMMABLE**  
**QUAD D-TYPE LATCH**

SLIS052 – NOVEMBER 1995


**PARAMETER MEASUREMENT**



- NOTES: A. The word generator has the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns,  $t_w = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_O = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance

**Figure 5. Test Circuit and Voltage Waveforms, Switching Times**

**PRODUCT PREVIEW**



- NOTES: A. The  $V_{GG}$  amplitude and  $R_G$  are adjusted for  $di/dt = 40$  A/ $\mu$ s. A  $V_{GG}$  double-pulse train sets  $I_F = 0.25$  A, where  $t_1 = 15 \mu$ s,  $t_2 = 8.5 \mu$ s, and  $t_3 = 3.5 \mu$ s.  
 B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

**Figure 6. Reverse-Recovery-Current Test Circuit and Waveform of Source Drive Device**


8961724 0100956 897

**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-370

**PARAMETER MEASUREMENT INFORMATION**



**SINGLE-PULSE AVALANCHE-ENERGY TEST CIRCUIT**

**VOLTAGE AND CURRENT WAVEFORMS**

- NOTES: A. The word generator has the following characteristics:  $t_r \leq 10 \text{ ns}$ ,  $t_f \leq 10 \text{ ns}$ ,  $Z_O = 50 \Omega$   
 B. Input pulse duration ( $t_w$ ) is controlled by the value of peak current  $I_{AS} = 1 \text{ A}$ .

Energy test level is defined as  $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 100 \text{ mJ}$ ,  
 where  $t_{av}$  = avalanche time


**Figure 7. Single-Pulse Avalanche-Energy Test Circuit and Waveforms**

**PRODUCT PREVIEW**

**TYPICAL CHARACTERISTICS**


**PRODUCT PREVIEW**

**PEAK AVALANCHE CURRENT vs TIME DURATION OF AVALANCHE**




**Figure 8**

**MAXIMUM PWM CURRENT OF EACH OUTPUT vs NUMBER OF OUTPUTS CONDUCTING SIMULTANEOUSLY**




**Figure 9**

**MAXIMUM PEAK DRAIN CURRENT OF EACH OUTPUT vs NUMBER OF OUTPUTS CONDUCTING SIMULTANEOUSLY**



**Figure 10**

**STATIC DRAIN-SOURCE ON-STATE RESISTANCE vs DRAIN CURRENT**



**NOTE A.** Technique should limit  $T_J - T_C$  to 10°C maximum.  
**Figure 11**

■ 8961724 0100958 66T ■



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS




Figure 12




Figure 13

PRODUCT PREVIEW