

Integrated Device Technology, Inc.

# CMOS STATIC RAM 64K (4K x 16-BIT) LATCHED CacheRAM™

IDT71586

## FEATURES:

- Wide 4K x 16 Organization
- High-speed access
  - Commercial: 25/35/45ns (max.)
  - Military: 35/45/55ns (max.)
- Internal fast 12-bit address latch (5ns set-up and hold times)
- Best fit for popular cache configurations:
  - Intel 82385 cache controller (for 80386)
  - IDT79R3000 RISC CPU instruction & data caches
  - Chips & Technologies 82C307 cache controller (for 80386)
- Fast Output Enable — 10ns (max.)
- Separate enables for upper and lower bytes
- Packaged in 40-pin, 600 mil ceramic or plastic DIP, or 44-pin PLCC
- Military product compliant to MIL-STD-883, Class B

## DESCRIPTION:

The IDT71586 is a fast 4K x 16 latched address CeMOS static RAM designed to enhance cache memory designs. This device offers improved circuit board densities over designs using traditional RAM architectures in caches for the Intel 80386/82385, the Chips & Technologies 82C307, and the IDT79R3000 RISC CPU.

The IDT71586 boasts a fast address access time down to 24ns (max.), a very fast 10ns (max.) Output Enable pin, and short set-up and hold times (5ns max.) on the address input latch. All of these features help the IDT71586 to make the most efficient use of CPU-local buses.


Fabricated using IDT's CEMOS™ high-performance technology, the IDT71586 achieves this high throughput at a typical operating power of only 300mW.

All inputs and outputs of the IDT71586 are TTL-compatible, and the device operates from a standard 5V supply, simplifying system design. The IDT71586 is offered in a 40 pin ceramic or plastic DIP or a 44 pin plastic leadless chip carrier, providing high board level packing densities.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

5

## FUNCTIONAL BLOCK DIAGRAM



CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990


©1990 Integrated Device Technology, Inc.

5.15 - |

DSC-1042/2


1

**PIN CONFIGURATIONS**



**DIP  
TOP VIEW**

2990 drw 02



**PLCC  
TOP VIEW**

2990 drw 03

**TRUTH TABLE<sup>(1)</sup>**

Inputs						Outputs		Mode
CE	WE	OE	CS <sub>U</sub>	CS <sub>L</sub>	ALEN	D <sub>8</sub> -D <sub>15</sub>	D <sub>0</sub> -D <sub>7</sub>	
H	X	X	X	X	—	Hi-Z	Hi-Z	Deselected, powered-down (LSB)
X	X	X	H	H	—	Hi-Z	Hi-Z	Deselected.
—	—	H	—	—	—	Hi-Z	Hi-Z	Outputs disabled
—	—	—	—	—	H	—	—	Address latch transparent
X	X	—	—	—	L	—	—	Address latch closed
L	L	X	L	H	H	DATA <sub>IN</sub>	Hi-Z	Write to upper byte of current address
L	L	X	L	H	L	DATA <sub>IN</sub>	Hi-Z	Write to upper byte of latched address
L	L	X	H	L	H	Hi-Z	DATA <sub>IN</sub>	Write to lower byte of current address
L	L	X	H	L	L	Hi-Z	DATA <sub>IN</sub>	Write to lower byte of latched address
L	L	X	L	L	H	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write to both bytes of current address (Word Write)
L	L	X	L	L	L	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write to both bytes of latched address (Word Write)
L	H	L	L	H	H	DATA <sub>OUT</sub>	Hi-Z	Read upper byte of current address
L	H	L	L	H	L	DATA <sub>OUT</sub>	Hi-Z	Read upper byte of latched address
L	H	L	H	L	H	Hi-Z	DATA <sub>OUT</sub>	Read lower byte of current address
L	H	L	H	L	L	Hi-Z	DATA <sub>OUT</sub>	Read lower byte of latched address
L	H	L	L	L	H	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read both bytes of current address (Word Read)
L	H	L	L	L	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read both bytes of latched address (Word Read)

**NOTE:**  
1. H = HIGH  
L = LOW  
X = Don't Care  
— = Unrelated  
Hi-Z = High Impedance

2990 tbl 01

**PIN DESCRIPTIONS**

A0-11	Address Inputs
D0-15	Data Input/Output
$\overline{CE}$	Chip Enable/Power Down
$\overline{CSu}$	Upper Byte Select
$\overline{CSL}$	Lower Byte Select
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
ALEN	Address Latch Enable
GND	Ground
Vcc	Power

2990 tbl 02

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
TA	Operating Temperature	-55 to +125	°C	
TBIAS	Temperature Under Bias	-65 to +135	°C	
TSTG	Storage Temperature	-65 to +150	°C	
PT	Power Dissipation	Plastic	1.5	W
		Hermetic	2.0	W
IOUT	DC Output Current	50	mA	

2990 tbl 03

- NOTE:**
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	12	pF
CIO	I/O Capacitance	VOUT = 0V	12	pF

**NOTE:**

2990 tbl 04

- This parameter is determined by device characterization, but is not production tested.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2990 tbl 05

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

2990 tbl 06

- VIL (min.) = -3.0V for pulse width less than 20ns.



**SPEED SELECTION**

IDT79R3000 SPEED	80386 SPEED	SUGGESTED IDT71586
—	16MHZ	71586S55
12MHz	20MHz	71586S45
16MHz	25MHz	71586S35
20-25MHz	33MHz	71586S25

2990 tbl 12

**DC ELECTRICAL CHARACTERISTICS**

Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
II <sub>I</sub>	Input Leakage Current	Vcc = 5.5V, VIN = 0V to Vcc	—	10	μA
II <sub>O</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ , VOUT = 0V to Vcc, Vcc = Max.	—	10	μA
VOL	Output Low Voltage (D0-D15)	IOL = 6mA, Vcc = Min.	—	0.4	V
		IOL = 8mA, Vcc = Min.	—	0.5	
VOH	Output High Voltage	IOL = -4mA, Vcc = Min.	2.4	—	V

2990 tbl 07

**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(VCC = 5.0V ± 10%, VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	71586S25		71586S35		71586S45		71586S55		Unit
		Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
Icc	Operating Power Supply Current CE = VIL, Outputs Open, VCC = Max., f = 0 <sup>(2)</sup>	130	—	130	150	130	150	—	150	mA
Icc2	Dynamic Operating Current CE = VIL, Outputs Open, VCC = Max., f = fMAX <sup>(2)</sup>	240	—	240	290	240	290	—	290	mA
ISB	Standby Power Supply Current (TTL Level Inputs) CE ≥ VIH, Outputs Open, VCC = Max., f = fMAX <sup>(2)</sup>	70	—	70	70	70	70	—	70	mA
ISB1	Full Standby Power Supply Current (CMOS Level Inputs) CE ≥ VHC, VIN ≤ VLC or VIN ≥ VHC, VCC = Max., f = 0 <sup>(2)</sup>	15	—	15	20	15	20	—	20	mA

**NOTES:**


1. All values are maximum guaranteed values.
2. At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/t<sub>RC</sub>. f = 0 means no input lines change.

2990 tbl 08

**AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2990 tbl 09



2990 drw 04


Figure 1. Output Load



2990 drw 05


Figure 2. Output Load  
 (for tOHZ, tBHZ, tCHZ, tOLZ, tBLZ, tCLZ, tWHZ, and tOW)

\*Includes scope and jig.



2990 dhw 06

Figure 3. Example Cache for Intel 80386 using IDT71586 Latched CacheRAM and Intel 82385



2990.d/w.07

Figure 4. Example Cache for Intel 80386 using IDT71586 Latched CacheRAM and Chips & Technologies 82C307




Figure 5. Example Instruction and Data Caches for IDT79R3000 using IDT71586 Latched Cache Ram

**AC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71586S25 <sup>(1)</sup>		71586S35		71586S45		71586S55 <sup>(5)</sup>		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>										
t <sub>RC</sub>	Read Cycle Time	25	—	35	—	45	—	55	—	ns
t <sub>CH</sub>	ALEN High Time <sup>(3)</sup>	10	—	10	—	12	—	15	—	ns
t <sub>CL</sub>	ALEN Low Time <sup>(3)</sup>	10	—	10	—	12	—	15	—	ns
t <sub>AS</sub>	Address Latch Set-Up Time	5	—	5	—	5	—	5	—	ns
t <sub>AH</sub>	Address Latch Hold Time	4	—	5	—	5	—	5	—	ns
t <sub>AA</sub>	Address Access Time <sup>(4)</sup>	—	24	—	35	—	45	—	55	ns
t <sub>ACE</sub>	Chip Enable Access Time <sup>(4)</sup>	—	25	—	35	—	45	—	55	ns
t <sub>AB</sub>	Upper/Lower Byte Chip Select Access Time	—	13	—	15	—	20	—	25	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	10	—	13	—	15	—	18	ns
t <sub>CLZ</sub>	Chip Enable to Output in Low Z <sup>(2,3)</sup>	3	—	3	—	3	—	3	—	ns
t <sub>BLZ</sub>	Upper/Lower Byte Chip Select to Output in Low Z <sup>(2,3)</sup>	3	—	3	—	3	—	3	—	ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>(2,3)</sup>	2	—	2	—	2	—	2	—	ns
t <sub>CHZ</sub>	Chip Disable to Output in High Z <sup>(2,3)</sup>	—	20	—	25	—	30	—	35	ns
t <sub>BHZ</sub>	Upper/Lower Byte Chip Select to Output in High Z <sup>(2,3)</sup>	—	20	—	25	—	30	—	35	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z <sup>(2,3)</sup>	—	4	—	9	—	13	—	15	ns
t <sub>OH</sub>	Output Hold from Address Change <sup>(4)</sup>	3	—	3	—	3	—	3	—	ns
t <sub>PU</sub>	Chip Select to Power Up Time <sup>(3)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Select to Power Down Time <sup>(3)</sup>	—	25	—	35	—	45	—	55	ns


**NOTES:**

1. 0° to +70°C temperature range only.
2. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1&2).
3. This parameter is guaranteed, but not tested.
4. This measurement depends on the combination of ALEN high plus an address change. This combination may either happen at the rising edge of ALEN, or during an address change after ALEN has become high.
5. -55°C to +125°C temperature range only.

2990 tcl 10



**TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>**



2990 drw 09

**NOTES:**

- $\overline{WE}$  is high throughout a read cycle.
- The parameter  $t_{AA}$  is measured either from the first low to high transition of ALEN after the read address has become valid, or from the stabilization of the read address during the period when ALEN is high, whichever occurs last.
- The parameter  $t_{OH}$  is measured either from the first low to high transition of ALEN after an address change, or from an address change during the period when ALEN is high, whichever occurs first.
- Transition is measured  $\pm 200mV$  from steady state with a 5pF load (including scope and jig).

**AC ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 5.0V ± 10%, All Temperature Ranges)


Symbol	Parameter	71586S25 <sup>(1)</sup>		71586S35		71586S45		71586S55 <sup>(4)</sup>		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Write Cycle</b>										
tWC	Write Cycle Time	25	—	35	—	45	—	55	—	ns
tCH	ALEN High Time	10	—	10	—	12	—	15	—	ns
tCL	ALEN Low Time	10	—	10	—	12	—	15	—	ns
tAS	Address Latch Set-up Time	5	—	5	—	5	—	5	—	ns
tAH	Address Latch Hold Time	4	—	5	—	5	—	5	—	ns
tAW	Address Valid to End of Write <sup>(3)</sup>	25	—	35	—	45	—	55	—	ns
tASW	Address Set-Up Time <sup>(3)</sup>	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	17	—	25	—	30	—	40	—	ns
tCW	Chip Enable to End of Write	20	—	25	—	30	—	40	—	ns
tBW	Upper/Lower Byte Chip Select to End of Write	20	—	25	—	30	—	40	—	ns
tWR	Write Recovery Time <sup>(3)</sup>	0	—	0	—	0	—	0	—	ns
tWHZ	Write to Output in High Z <sup>(2)</sup>	—	13	—	15	—	20	—	25	ns
tDW	Data Set-Up Time	11	—	13	—	15	—	18	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	0	—	ns
tOW	Output Active from End of Write <sup>(2)</sup>	5	—	5	—	5	—	5	—	ns

NOTES:

- 0° to +70°C temperature range only.
- Transition is measured ±200mV from low or high impedance voltage with load (Figures 1&2). This parameter is guaranteed, but not tested.
- This measurement depends on the combination of ALEN high plus an address change. This combination may either happen at the rising edge of ALEN, or during an address change after ALEN has become high.
- 55°C to +125°C temperature range only.

2990 tdt 11

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1, 2)</sup>**




2990 drw 10

**NOTES:**


1.  $\overline{WE}$ ,  $\overline{CE}$  or both  $\overline{CSU}$  and  $\overline{CSL}$  must be inactive during all address transitions.
2. A write occurs during the overlap ( $t_{AW}$ ,  $t_{CW}$  or  $t_{WP}$ ) of a low  $\overline{CSU}$  or  $\overline{CSL}$ , a low  $\overline{CE}$  and a low  $\overline{WE}$ .
3. The parameter  $t_{WR}$  is measured from the earlier of  $\overline{CSU}$ ,  $\overline{CSL}$ ,  $\overline{CE}$ , or  $\overline{WE}$  going high either to the first low to high transition of  $ALEN$  after an address change, or to an address change during the period when  $ALEN$  is high, whichever occurs first.
4. The parameters  $t_{ASW}$  and  $t_{AW}$  are measured either from the first low to high transition of  $ALEN$  after the write address has become valid, or from the stabilization of the valid write address during the period when  $ALEN$  is high, whichever occurs first.
5. During this period, I/O pins are in the output state, and input signals must not be applied.
6. This transition is measured  $\pm 200mV$  from steady state with a 5pF load (including scope and jig).
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or  $(t_{WHZ} + t_{DW})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .

5

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CE}$  CONTROLLED TIMING)<sup>(1, 2)</sup>**




**TIMING WAVEFORM OF WRITE CYCLE NO.3 ( $\overline{CS}_U$  or  $\overline{CS}_L$  CONTROLLED TIMING)<sup>(1, 2)</sup>**



**NOTES:**

1.  $\overline{WE}$ ,  $\overline{CE}$  or both  $\overline{CS}_U$  and  $\overline{CS}_L$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{AW}$ ,  $t_{CW}$  or  $t_{WP}$ ) of a low  $\overline{CS}_U$  or  $\overline{CS}_L$ , a low  $\overline{CE}$  and a low  $\overline{WE}$ .
3. The parameter  $t_{WR}$  is measured from the earlier of  $\overline{CS}_U$ ,  $\overline{CS}_L$ ,  $\overline{CE}$ , or  $\overline{WE}$  going high either to the first low to high transition of  $\overline{ALEN}$  after an address change, or to an address change during the period when  $\overline{ALEN}$  is high, whichever occurs first.
4. The parameters  $t_{ASW}$  and  $t_{AW}$  are measured either from the first low to high transition of  $\overline{ALEN}$  after the write address has become valid, or from the stabilization of the valid write address during the period when  $\overline{ALEN}$  is high, whichever occurs first.

**ORDERING INFORMATION**



2990.drw 13