
REVISIONS DATE **APPROVED DESCRIPTION** LTR Convert to military drawing format. 27 JAN Add an LCC package. Editorial 88 changes throughout. **CURRENT CAGE CODE 67268** CC CC С С REV 25 26 28 30 31 32 33 24 PAGE С С Ċ С С C С CC C C С C REV **REV STATUS** 19 15 10 3 **OF PAGES** PAGES 2 3 4 5 8 9 PREPARED BY **Defense Electronics Supply Center** This drawing is available for use by all Departments and Agencies of the Dayton, Ohio CHECKED BY/ Department of Defense MICROCIRCUITS, MICROPROCESSOR PE-TITLE:RIPHERAL COUNTER/TIMER, PARALLEL APPROVED Original date NPUT/OUTPUT N-CHANNEL, MONOLITHIC SILICON of drawing: COOE IDENT. NO. SIZE DWG NO. 83001 7 April 1983 14933 AMSC N/A REV PAGE OF С 34 5962-E709

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193

MAY 86



Parameter	Reference number 1/	Minimum	Maximum	Unit
Trigger input				
to PCLK setup				
time (timer	71	150		
mode) $\frac{2}{}$	71	150		ns
Trigger input				
to counter				
input setup time (counter				
mode) $\frac{2}{}$	72	150		ns
_	,2	200		
Trigger input	73	200		ne
pulse width	/3	200		ns
(high or low)				
Gate input to				
PCLK setup				
time (timer				
mode) $\underline{2}/$	74	100		ns
Gate input to				
counter input				
setup time				
(counter				
mode) $\frac{2}{2}$	75	100		ns
• · • · · ·				
Gate input to				
PCLK hold				
time (timer	76	100		
mode) $\underline{2}/$	70	100		ns
Gate input				
to counter				
input, hold				
time (counter	77	100		
mode) $\frac{2}{2}$	//	100		ns
PCLK to				
counter output				
delay (timer				
mode)	78		475	ns
Counter input				
to counter				
output delay				
(counter mode)	79		475	ns
e reference number romese parameters must be	•			
me. Oyotet				

MILITARY DRAWING 83001 DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 REVISION LEVEL SHEET

DESC FORM 193A SEP 87

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits. General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
 - 3. REQUIREM
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1. .
 - 3.2.2 Logic functions. The logic functions shall be as specified on figure 2.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE 83001

REVISION LEVEL SHEET 4

DESC FORM 193A SEP 87

	T	ABLE I. Electr	ical performance c	haracteristic	:s.			
		T	Conditions		1	Lim	its	
Parameter	Symbol	j -55°C < i unless o	$T_{C} \le +125^{\circ}C$, therwise specified $\le V_{CC} \le 5.5$ V	Device d type	Group A subgroups	Min	Max	Unit
Input high voltage	v _{IH}			All	1, 2, 3	2.2	ν _{CC} +0.3 <u>1</u> /	٧
Input low voltage	V _{IL}			 		-0.3 <u>1</u> /	0.8	٧
Output low voltage	v _{OL}	I _{OL} = 2.0 mA					0.4	٧
Output high voltage	V _{ОН}	i I _{OH} = -250 μA		ļ		2.4		٧
Power supply current	ICC	 Outputs open V 	/cc = 5.5 V			1	200	mA
Input capacitance	CIN			01,02	4	 	10 1/	pF
Output capacitance	COUT			01,02	4	 	15 1/	i pF
Bidirectional capacitance	 C ^I \0			01,02	4		20 1/	pF
Output leakage current low, open drain outputs	I _{LOL}	 0.4 V <u><</u> V _{OUT} <u><</u>	<u>+</u> +2.4 V	All	1, 2, 3	-10	+10	μ Α
Output leakage current high, open drain outputs	I I LOH I I	} 				-10	+10	μ Α
Input low current (input and bi- directional)	IIL	0.4 V < VIN <	2.4 V			 -10 	+10	 μ A
Input high current (input and bi- directional)	IIH	- - 				-10	+10	μ Α
Maximum frequency 1/	f _{MAX}			01 02	9, 10, 11	4.0		MHz
Functional tests		See 4.3.1c			7, 8			
See footnotes at en	d of tab	ole.						
STANDA			SIZE A					· · · · · · · · · · · · · · · · · · ·
MILITARY DEFENSE ELECTRO	-	PPLY CENTER		REVISION LEVEL		SHEET	5	

TA	BLE I. <u>E</u> I	ectrical perform	ance charac	teristics -	Continued	l .	
Parameter	Symbol	· I Se	Conditions 55°C to +12 55 to 5.5 ee figure 3 50 pF ±10%	5°C V	 - - 	 Maximum	Unit
		Reference 2/	Device type	Group A Isubgroups	 	 	
PCLK cycle time	tcYC1	1	 01 02	9,10,11	250 165	1 4000 1 4000	l ns
PCLK width high 1/	tpWH1	2	01	9,10,11	l 105 70	l i 2000 l 2000	l ns
PCLK width low <u>1</u> /	tpWL1	3	01 02	9,10,11	105 70	2000 2000	ns
PCLK rise time <u>1</u> /	t _{RC1}	4	01 02	9,10,11	 	 20 10	ns
PCLK fall time 1/	t _{FC1}	5	01 02	9,10,11	 	 20 15 	l ns
INTACK to PCLK setup time 1/	tSHL1 tSLH1	6	A11	9,10,11	 100 	 	ns
INTACK to PCLK hold time 1/	t _{HHL1}	7	All	9,10,11] 0 	[ns
INTACK to RD setup time 1/	t _{SHL2} t _{SLH2}	8	A11 	9,10,11	I 200 	 	ns
INTACK to RD hold time 1/	t _{HHL2}	9	A11	9,10,11	 0 		l ns
INTACK to WR setup time 1/	t _{SHL3}	10	All	9,10,11	200 		ns
INTACK to WR + hold time 1/	t _{HHL3}	11	All	9,10,11	[0 	 	ns
Address to RD + setup time	t _{SHL4}	12	All	9,10,11	l 80 l	 	l ns
See footnotes at end (of table.			•			
STANDAR MILITARY D		Siz				83001	
DEFENSE ELECTRONI DAYTON, O	CS SUPPLY (REVISION LEV	'EL	SHEET	6

TA	ABLE I. El	ectrical pe	rformance	e chara	cteristics -	Continue	1.	
Parameter	Symbol	V ₍	Conditions			Minimum	 	Unit
Address to RD + hold time 1/	i t _{HHL} 4 t _{HLH} 4	13] [] 	A11	9,10,11	0	[ns
Address to WR + setup time	t _{SHL5}	14	 	A1 1	9,10,11	80		l ns
Address to \overline{WR} hold time $\underline{1}$ /	tHHL5	15	 	All	9,10,11	0		l ns
CE low to RD + setup time 3/	tSHL6	16		A1 1	9,10,11	0		l ns
CE high to $\overline{RD} + setup time 1/3/$	t _{SLH} 7	17	 	01 02	9,10,11	100 70] 	ns
CE to RD † hold time 3/	tHHL6	18		A11	9,10,11	0	 	ns
CE low to WR + setup time	t _{SHL8}	19		A11	9,10,11	0	 	ns
$\overline{\text{CE}}$ high to $\overline{\text{WR}}$ \downarrow setup time $\underline{1}$ /	t _{SLH9}	20] 	01 02	9,10,11	100 70		l ns
CE to WR + hold time	 t _{HHL} 7 t _{HLH} 7	21	I I I	A1 1	9,10,11	0	 	ns
$\frac{1}{3}$ to low width	 tpwL2 	22	i ! !	01 02	9,10,11	390 250	 	l ns
RD + to read data active delay <u>1</u> /	tpHL1 tpLH1	23		All	9,10,11	0	 	ns
$RD + to read data$ valid delay $\underline{1}/$	tpHL2	24	 	01 02	9,10,11		i 255 i 180	l ns
See footnotes at end o	of table.		•					
STANDAR MILITARY D DEFENSE ELECTRONIC DAYTON, OI	RAWING cs supply c	T	SIZE A		REVISION LEVI		83001 SHEET	7

TA	BLE I. Ele	ctrical pe	erformance	chara	cteristics -	Continue	1.	
Parameter	Symbol	V	T _C = -55°C V _{CC} = 4.5 See f C _L = 50		onditions C to +125°C 5 to 5.5 V figure 3) pF ±10% 		 	Unit
RD † to read data not valid delay	tpHL3 tpLH3	25		A11	9,10,11	0		ns
RD + to read data float delay <u>4</u> /	tpHZ1	26		01 02	9,10,11		70 45	ns
\overline{WR} low width $\underline{1}/$	t _{PWL} 3	27	i 1 1	01 02	9,10,11	390 250		ns
Write data to WR + setup time 1/	t _{SHL10}	28		All	9,10,11	0		ns
Write data to WR + hold time 1/	^t нн∟8 ^t н∟н8	29		A1 1	9,10,11	0		ns
Valid access recovery time 1/5/	t _{CYC2}	30		01 02	9,10,11	1000 650		ns
Pattern match to INT delay (bit port) 1/	t _{PHI_} 4	31	 	All	9,10,11		 2* (t _{CYC1}) +800	ns
ACKIN to INT delay (port with hand- shake) 1/6/	t _{PHL5}	32	 	All	9,10,11		10* (t _{CYC1}) +600	ns
Counter input to INT delay (counter mode) 1/	t _{PHL6}	33	j 	All	9,10,11		2* (t _{CYC1}) +700	ns
PCLK to TNT delay (timer mode) 1/	t _{PHL} 7	34	-	A1 1	9,10,11		 3* (tcyc1) +700	ns
INTACK to RD + (acknowledge) setup time 1/7/	tSHL11 tSLH11	35	i 	01 02	9,10,11	350 250	 	ns
See footnotes at end o	of table.							
STANDAR MILITARY D		ì	SIZE A					
DEFENSE ELECTRONI- DAYTON, OI	CS SUPPLY C				REVISION LEV	EL	SHEET 8	

TAI	BLE I. Ele	ctrical pe	rformance	chara	cteristics -	Continued	l.	
Parameter	Symbol				Minimum	 - Maximum 	 Unit	
 		l number	r - '	type	subgroups			<u> </u>
RD acknowledge	tpWL4	36		01 02	9,10,11	350 250	 	ns
RD ⁺ (acknowledge) : to read data : valid delay <u>1</u> /	tpHL8 tpLH8	37		01 02	9,10,11		 250 180 	l ns l
INTACK + to 1/ 7/ I IEO + delay I	tpHL9	38		01 02	9,10,11		1 350 250	ns
IEI to IEO delay <u>1/7</u> /	tpHL 10	39	 	01 02	9,10,11		 150 100 	ns
IEI to \overline{RD} † (acknowledge) setup time $\underline{1}/\underline{7}/\underline{1}$	t _{SHL12} t _{SLH12}	40		01 02	9,10,11	100 70		ns
IEI to RD + (acknowledge) hold time <u>1</u> /	tHHL9 tHLH9	41	 	01 02	9,10,11	100 70 	 	ns
RD → (acknowledge) l to INT+ delay 1/	tpHL11	42		A1 1	9,10,11		600	ns
Data input to ACKIN + setup time <u>1</u> /	tSHL13 tSLH13	43	 	A11	9,10,11	 0 	 	l ns
ACKIN [†] to RFD [†] delay <u>1</u> /	tpHi_12	45		A11	9,10,11	0		ns
RFD [†] to ACKIN [↓] delay <u>1</u> /	tHHL10	48		A11	9,10,11	0		ns
See footnotes at end o	f table.							
STANDARI MILITARY D			SIZE A				83001	
DEFENSE ELECTRONIC DAYTON, OF	CS SUPPLY C				REVISION LEV	EL	9	

TA	BLE I. Ele	ectrical pe	rformanc	e chara	cteristics -	Continued	•	
Parameter	Symbol Symbol	Vo	Conditions t _C = -55°C to +125°C V _{CC} = 4.5 to 5.5 V See figure 3 C _L = 50 pF ±10% Reference 2/ Device Group A number ltype subgroups			 	Maximum	Unit
		number	. –	type 	subgroups			<u> </u>
Data out to \overline{DAV} + setup time $\underline{1}/\underline{8}/$	tpHL13 tpLH13	49	!	01 02	9,10,11	25 20		ns
DAV+ to ACKIN + delay $\underline{1}/$	t _{SHL14}	 50 		A11	9,10,11	l 0 		l ns
Data out to ACKIN+ hold time 1/	[‡] ННL 11 [‡] НL Н 11	51		A11	9,10,11	 2*(t _{CYC1}) 		ns
ACKIN+ to DAV † delay 1/	tpLH14	52		A11	9,10,11	 2*(t _{CYC1}) 		ns
RFD+ to ACKIN+ delay (inter- locked hand- shake) <u>1</u> /	tHLH12	 54 		All	9,10,11	 0 		ns
ACKIN+(DAV)+ to RFD+ delay (interlocked and three wire handshake) 1/	tpLH15	55		A11	9,10,11	0 0 		ns
DAV + ACKIN + (RFD) + (inter- locked and three wire handshake) 1/	t _{HLH13}	56		A11	9,10,11	0		ns l
ACKIN + (RFD) + to DAV+ delay (interlocked and three wire handshake) 1/	t _{PLH16}	57	!	A11	9,10,11	0	 	ns
DAV +to DAC + delay (input three wire handshake) <u>1</u> /	tPLH17	58		A11	9,10,11	0	 	ns
See footnotes at end o	of table.	·						
STANDAR	DIZED		SIZE	T			02221	
MILITARY D DEFENSE ELECTRONIC DAYTON, OI	CS SUPPLY C	1	<u> </u>	1	REVISION LEV	/EL	83001 SHEET	10

TA	BLE I. Ele	ctrical pe	rformance	chara	cteristics -	Continued	•	
Parameter	 Symbol	V _C	Conditions		Minimum	Maximum	Unit	
Data input to DAC † hold time (three wire handshake) 1/	tHHL14 tHLH14	59	 	A11	9,10,11	0		l ns
DAC † to DAV † delay (input three wire handshake) 1/	tHLH15	60		All	9,10,11	0	i	ns
DAV † to DAC † delay (input three wire handshake) 1/	tpHL18	61	 	A11	9,10,11	0		ns l
DAV + to DAC † delay (output three wire handshake) 1/	tSLH15	62		A11	9,10,11	0		l ns
Data output to DAC † hold time (three wire handshake) <u>1</u> /	tpHL19 tpLH19	63		A11	9,10,11	2*(t _{CYC1})		ns
DAC † to DAV † delay (output three wire handshake) 1/	tpHL 20	64		A11	9,10,11	2*(t _{CYC1})		ns
DAV + to DAC + delay (output three wire handshake) 1/	tHHL16	65	i i i	A11	9,10,11	0		ns
Counter input cycle time 1/	tcyc3	66] 	01 02	9,10,11	500 330		l ns
Counter input high width <u>1</u> /	 t _{PWH5} 	67	 	01 02	9,10,11	230 1 150		ns
See footnotes at end	·	1		1		1		
STANDAR MILITARY D		<u> </u>	SIZE A				83001	
DEFENSE ELECTRONI DAYTON, O		NTER			REVISION LEV	EL	SHEET	11

Parameter	 Symbol T	tc = -5! Vcc = 4. See	onditions C to +12 5 to 5.5 c figure (50 pF ±109	25°C V 3	! Minimum 	 Maximum	Unit
		Reference 2/ number	Device	Group A subgroups	7] 	
Counter input 1/	tpWL5	68	01 02	9,10,11	230 150		ns
Counter input fall time 1/	t _{FC2}	69	 01 02	9,10,11		20 25 15	ns
Counter input rise time 1/	t _{RC2}	70	01 02	9,10,11		20 15	ns
RD + to REQ + delay	tpHL21	80	01	9,10,11		 500 	ns
RD → to WAIT → delay	t _{PHL22}	81	01	9,10,11		500	ns
WR + to REQ+ delay	t _{PHL23}	82	01	9,10,11		500	ns
WR + to WAIT+ delay	tpHL24	83	01	9,10,11		500	ns
PCLK + to REQ + delay	t _{PHL25}	84	01	9,10,11		300 I	ns
PCLK+ to WAIT + delay	tPHL26	85	01	9,10,11		300 I	ns
ACKIN+ to REQ+ delay <u>6</u> /	t _{PHL27}	86	01	9,10,11		 8*(t _{CYC1})	ns
ACKIN+ to WAIT+ delay 6/	tPHL28	87	01	9,10,11		10*(t _{CYC1}) +600	ns
See footnotes at end	i of table.		<u> </u>			• ,	
STANDA		SIZE A					_
MILITARY (DEFENSE ELECTRON DAYTON, (NICS SUPPLY CENT	<u> </u>		REVISION LEVE	L	83001 SHEET	

T.F	ABLE I. Ele	ctrical perf	ormance chara	cteristics -	Continue	1.	
Parameter	 Symbol	Vcc	Condition = -55°C to +1° = 4.5 to 5.5° See figure = 50 pF ±10°	25°C V 3	 	 - Maximum 	Unit
	! ! [number =	type	subgroups		 	
Delay from $\overline{\text{RD}}$ + , to $\overline{\text{WR}}$ + for no reset $\underline{1}/$	t _{SHL16}	88	A11	9,10,11	50 50 	 	ns
Delay from WR † to RD + for no reset <u>1</u> /	t _{SHL17} 	89	All	9,10,11	 50 	[ns
Width of RD and WR low to insure reset	 tpwL6 	90	All	9,10,11	 250 	 	l ns l l
Any input rise time not otherwise specified 1/	t _{RI1}	91	A11	9,10,11	 	 100 	l ns
Any input fall time not otherwise specified 1/	t _{FI1}	 92 	A11	9,10,11	 	 100 	ns ns
l's catcher high width <u>1</u> / <u>9</u> /	tpwH7	93	 01 02	9,10,11	250 170	[hs
Pattern match input valid (bit port)	tPWL8	94	01 02	9,10,11	750 500] 	ns
Data latched on pattern match setup time (bit port) 1/	tSHL18	95 95 	All	9,10,11	0		ns
Data latched on pattern match hold time (bit port) 1/	 tHHL17 tHLH17 	96	01 02	9,10,11	1 1000 1 650 1		l ns
See footnotes on next	page.	····			·		
STANDAF			SIZE A			83001	
MILITARY D DEFENSE ELECTRON DAYTON, O	ICS SUPPLY C			REVISION LEV	/EL	SHEET	13

- 1/ Guaranteed if not tested.
- 2/ The reference number refers to the parameter being measured on figure 3.
- 3/ Parameter does not apply to Interrupt Acknowledge transactions.
- 4/ Float delay is measured to the time when the output has changed 0.5 V with minimum ac load and maximum dc load.
- 5/ t_{CYC2} is 1 μ s or t_{CYC1}, whichever is longer.
- 6/ The delay is from \overline{DAV} + for 3-wire input handshake. The delay is from DAC + for 3-wire output handshake.
- 7/ The parameters for the devices in any particular daisy chain must meet the following constraint: The delay from $\overline{\text{INTACK}}$ + to $\overline{\text{RD}}$ + must be greater than the sum of tdIA(IEO) for the highest priority peripheral, tsIEI(RDA) for the lowest priority peripheral, and tdIEI(IEO) for each peripheral separating them in the chain.
- 8/ This time can be extended through the use of deskew timers.
- 9/ If the input is programmed inverting, a low-going pulse of the same width will be detected.


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A


83001


REVISION LEVEL
SHEET

DESC FORM 193A SEP 87





☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913







\$\tau_s.\text{ GOVERNMENT PRINTING OFFICE: 1987 - 7 i8-120-60913







771. S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913







 $\dot{\Upsilon} U.S.$ GOVERNMENT PRINTING OFFICE: 1987 - 748-429-60913







ទាំប.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913






 Δ L.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913







 $\dot{\gamma}_{V,S,\text{-}GOV}$ ERNMENT PRINTING OFFICE: 1987 - 748-129-60913



☆ U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913





\$1.5. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913

- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 7 functional test shall include verification of programming set.

STANDARDIZED MILITARY DRAWING	SIZE A		8:	33001	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	-	SHEET 31	

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,9
Group A test requirements (method 5005)	1,2,3,7,8,9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	1,2,3

 \star PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING	SIZE A			83001	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		RE	VISION LEVEL	SHEET 32	

DESC FORM 193A SEP 87

^{**} Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

6.4 Terminal and functional definitions. Terminal and functional definitions and descriptions for this device shall be as follows: Interrupt enable in (input, active high). When this line is active, the CIO is IEI able to interrupt the CPU. Interrupt enable out (output, active high). This output is high only if IEI is high and the CPU is not servicing an interrupt from this CIO. In conjunction with IEI, this line can be used to implement a system-wide interrupt priority daisy IE0 chain. Interrupt request (output, open drain, active low). This signal is pulled low when INT the CIO requests an interrupt. Interrupt acknowledge (input, active low). This signal indicates to the CIO that INTACK an interrupt acknowledge cycle is in progress. INTACK must be synchronized to P clock. Port A I/O lines (bidirectional, tristate or open drain). These eight I/O lines transfer information between the CIO's port A and external devices. PAO-PA7 Port B I/O lines (bidirectional, tristate or open drain). These eight I/O lines transfer information between the CIO's port B and external devices. They also PRO-PR7 provide external access to counter/timers 1 and 2. Port C I/O lines (bidirectional, tristate or open drain). These four I/O lines are used to provide handshake, WAIT, and REQUEST lines for ports A and B, to provide PCO-PC3 external access to counter/timer 3 or to the CIO's port C. Peripheral clock (input, TTL compatible). This is a peripheral clock that may be, but is not necessarily the CPU clock. It is used with the timers and the REQUEST/WAIT logic. The maximum input frequency is 4 MHz. PCLK Address lines (input). These two lines are used to select the register involved in A0-A1 a data transaction between the CIO and CPU. Chip enable (input, active low). A low level on this input enables the CPU to be CE read from or written to. Data bus (bidirectional, tristate). These eight data lines are used for transfers DO-D7 between the CPU and the CIO. Read (input, active low). This signal indicates that a CPU is reading from the RD * CIO. During an INT ACK cycle, gates the interrupt vector on to data bus. Write (input, active low). This signal indicates a CPU write to the CIO. **₩**R * When RD and WR are detected low at same time (normally an illegal condition) the device is reset. SIZE **STANDARDIZED** Α 83001 MILITARY DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL**

DESC FORM 193A SEP 87

☆ U.S. GOVERNMENT PRINTING OFFICE: 1987--549-096

33

SHEET

С

DAYTON, OHIO 45444

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar par number <u>1</u>		Replacement military specification part number
8300101QX 8300101YX	56708 56708	 Z0853604CMB Z0853604LMB	2/	
83001020X 8300102YX	56708 56708	 Z0853606CMB Z0853606LMB	3/	

- $\frac{1}{I}$ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 2/ Part was previously designated Z8536CMB.
- 3/ Part was previously designated Z8536ACMB.

Vendor CAGE number 56708 Vendor name and address

Zilog Incorporated 210 Hacienda Avenue Campbell, California 95008

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER

DAYTON, OHIO 45444

SIZE A 83001

REVISION LEVEL SHEET 34

DESC FORM 193A SEP 87