


1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Clock frequency	Circuit function
01	Z8442A/Z0844204	4.0 MHz	Dual serial input/ output controller
02	Z8442/Z0844202	2.5 MHz	Dual serial input/ output controller

1.2.2 Case outline. The case outline shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
Q	D-5 (40-lead, 2.096" x .620" x .225"), dual-in-line package

1.3 Absolute maximum ratings.

V _{CC} supply voltage range (V _{CC} - GND) - - - - -	-0.3 V dc to +7 V dc
Voltage on any pin (referenced to ground) - - - - -	-0.3 V dc to +7 V dc
Storage temperature range - - - - -	-65°C to +150°C
Maximum power dissipation at -55°C - - - - -	1.0 W
Maximum power dissipation at +125°C - - - - -	0.5 W
Lead temperature (soldering, 5 seconds) - - - - -	+270°C
Maximum junction temperature (T _J) - - - - -	+170°C
Thermal resistance, junction to case (θ _{JC}) - - - - -	See MIL-M-38510, appendix C

1.4 Recommended operating conditions.

Supply voltage (V _{CC}) - - - - -	4.5 V dc minimum to 5.5 V dc maximum
Minimum high-level input voltage (V _{IH}):	
Logic inputs - - - - -	2.2 V dc
Clock input - - - - -	V _{CC} - 0.6 V dc
Maximum low-level input voltage (V _{IL}):	
Logic inputs - - - - -	0.8 V dc
Clock input - - - - -	0.45 V dc
Frequency of operation:	
Device type 01 circuit - - - - -	0.5 to 4.0 MHz
Device type 02 circuit - - - - -	0.5 to 2.5 MHz
Case operating temperature range (T _C) - - - - -	-55°C to +125°C
Clock rise time - - - - -	30 ns maximum
Clock fall time - - - - -	30 ns maximum

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Case outline. The case outline shall be in accordance with 1.2.2 herein.

3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.

3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 3

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics.

Parameter	Symbol	Conditions ($T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5.0\text{ V} \pm 10\%$ unless otherwise specified)	Group A subgroups	Reference number	Limits		Unit
					Min	Max	
Clock input low voltage	V_{IL1}		1, 2, 3		$\frac{1}{-0.3}$	0.45	V
Clock input high voltage	V_{IH1}		1, 2, 3		$V_{CC} - 0.6\text{ V}$	$\frac{1}{V_{CC} + 0.3\text{ V}}$	V
Input low voltage	V_{IL2}		1, 2, 3		$\frac{1}{-0.3}$	0.8	V
Input high voltage	V_{IH2}		1, 2, 3		2.2	$\frac{1}{V_{CC}}$	V
Output low voltage	V_{OL}	$I_{OL} = 2.0\text{ mA}$	1, 2, 3			$\frac{1}{0.4}$	V
Output high voltage	V_{OH}	$I_{OH} = -250\text{ }\mu\text{A}$	1, 2, 3		$\frac{1}{2.4}$		V
Power supply current	I_{CC}	Outputs open	1, 2, 3			182	mA
Output leakage current low, open drain outputs	I_{LOL}	$V_{OUT} = 0.4\text{ V}$	1, 2, 3		-10	+10	μA
Output leakage current high, open drain outputs	I_{LOH}	$V_{OUT} = 2.4\text{ V}$	1, 2, 3		-10	+10	μA
SYNCA pin leakage current low	I_{IL1}	$V_{IN} = 0.4\text{ V}$	1, 2, 3		-40	+10	μA
SYNCA pin leakage current high	I_{IH1}	$V_{IN} = 2.4\text{ V}$	1, 2, 3		-40	+10	μA
Input low current (input and bi-directional)	I_{IL2}	$V_{IN} = 0.4\text{ V}$	1, 2, 3		-10	+10	μA
Input high current (input and bi-directional)	I_{IH2}	$V_{IN} = 2.4\text{ V}$	1, 2, 3		-10	+10	μA

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 4

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1968-550-647

TABLE I. Electrical performance characteristics - Continued.

Parameter	Symbol	Conditions ($T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5.0\text{ V} \pm 10\%$ unless otherwise specified)	Group A subgroups	Reference number 2/	Limits		Unit	
					Min	Max		
Clock capacitance	C_{CLK}	$T_C = +25^\circ\text{C}$; $f = 1\text{ MHz}$ see 4.3.1c Unmeasured pins returned to ground	4			40	pF	
Input capacitance	C_I					5		
Output capacitance	C_O					15		
Functional tests		See 4.3.1d	7, 8					
Maximum frequency	f_{MAX}	$C_L = 100\text{ pF} \pm 10\%$	Device 01	9, 10, 11		1/ 4.0	MHz	
			Device 02			1/ 2.5	MHz	
Clock cycle time 3/ 4/	t_{CYC1}	$C_L = 100\text{ pF} \pm 10\%$ 5/	Device 01	9, 10, 11	1	250	1/ 4000	ns
			Device 02			400	1/ 4000	
TxC cycle time 1/	t_{CYC2}			9, 10, 11	24	400	∞	ns
RxC cycle time 1/	t_{CYC3}			9, 10, 11	30	400	∞	ns
Clock fall time 1/	t_{fC}			9, 10, 11	3		30	ns
Clock rise time 1/	t_{rC}			9, 10, 11	4		30	ns
Clock width high 1/6/	t_{pWH1}		Device 01	9, 10, 11	2	105	2000	ns
			Device 02			170	2000	
Clock width low 1/7/	t_{pWL1}		Device 01	9, 10, 11	5	105	2000	ns
			Device 02			170	2000	
Pulse width high 1/ (CTS, DCD, SYNC)	t_{pWH2}			9, 10, 11	22	200		ns
Pulse width low 1/ (CTS, DCD, SYNC)	t_{pWL2}			9, 10, 11	23	200		ns
TxC width high 1/	t_{pWH3}			9, 10, 11	26	180	∞	ns

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 5

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics - Continued.

Parameter	Symbol	Conditions ($T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5.0\text{ V} \pm 10\%$ unless otherwise specified)	Group A subgroups	Reference number 2/	Limits		Unit	
					Min	Max		
$\overline{\text{Tx}}\text{C}$ width low	1/ t_{PWL3}	5/ $C_L = 100\text{ pF} \pm 10\%$	9, 10, 11	25	180	∞	ns	
$\overline{\text{RxC}}$ width high	1/ t_{PWH4}		9, 10, 11	32	180	∞	ns	
$\overline{\text{RxC}}$ width low	1/ t_{PWL4}		9, 10, 11	31	180	∞	ns	
$\overline{\text{CE}}$, $\text{C}/\overline{\text{B}}$, $\text{B}/\overline{\text{A}}$ to clock setup	t_{SHL1} t_{SLH1}		Device 01	9, 10, 11	6	145		ns
			Device 02			160		
$\overline{\text{TORQ}}$, $\overline{\text{RD}}$ to clock + setup	t_{SHL2} t_{SLH2}		Device 01	9, 10, 11	7	115		ns
			Device 02			240		
Data in to clock + setup (Write or $\overline{\text{MI}}$ cycle)	t_{SHL3} t_{SLH3}		9, 10, 11		9	50		ns
			9, 10, 11		33	0		ns
$\overline{\text{RxD}}$ to $\overline{\text{RxC}}$ + setup (x1 mode) 1/	t_{SHL4} t_{SLH4}		9, 10, 11		9	50		ns
			9, 10, 11		33	0		ns
$\overline{\text{MI}}$ to clock + setup	t_{SHL5} t_{SLH5}		Device 01	9, 10, 11	12	90		ns
			Device 02			210		
$\overline{\text{IEI}}$ to $\overline{\text{TORQ}}$ + setup ($\overline{\text{INTA}}$ cycle) 1/	t_{SHL6} t_{SLH6}	Device 01	9, 10, 11	13	140		ns	
		Device 02			200			
$\overline{\text{SYNC}}$ to $\overline{\text{RxC}}$ + setup (External $\overline{\text{SYNC}}$ 1/ modes)	t_{SHL7} t_{SLH7}	Device 01	9, 10, 11	38	-100		ns	
		Device 02			-100			
$\overline{\text{RxC}}$ + to $\overline{\text{RxD}}$ hold (x1 mode)	t_{HHL1} t_{HLH1}	9, 10, 11		34	140		ns	
		9, 10, 11		21	0		ns	
Any unspecified hold when setup specified	1/ t_{HHL2} t_{HLH2}							

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 6

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics - Continued.

Parameter	Symbol	Conditions ($T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5.0\text{ V} \pm 10\%$ unless otherwise specified)	Group A subgroups	Reference number 2/	Limits		Unit	
					Min	Max		
Clock + to data out delay	tPHL1 tPLH1	$C_L = 100\text{ pF} \pm 10\%$	Device 01	9, 10, 11	8		220	ns
			Device 02				240	
RD + to data out float delay 1/	tPHZ1 tPLZ1		Device 01	9, 10, 11	10		110	ns
			Device 02				230	
YORQ + to data out delay (INTA cycle)	tPHL2 tPLH2		Device 01	9, 10, 11	11		160	ns
			Device 02				340	
TxC + to TxD delay (xi mode)	tPHL3 tPLH3		Device 01	9, 10, 11	27		300	ns
			Device 02				400	
MI + to IE0 + delay (Interrupt before MI)	tPHL4		Device 01	9, 10, 11	14		190	ns
			Device 02				300	
IEI + to IE0 + (After ED decode) 1/	tPLH4	5/	Device 01	9, 10, 11	15		100	ns
			Device 02				150	
IEI + to IE0 + delay	tPHL5		Device 01	9, 10, 11	16		100	ns
			Device 02				150	
Clock + to INT + delay	tPHL6			9, 10, 11	17		200	ns
YORQ + to CE + to W/RDY delay (Wait mode)	tPHL7		Device 01	9, 10, 11	18		210	ns
			Device 02				300	
Clock + to W/RDY + delay (Ready mode)	tPHL8		Device 01	9, 10, 11	19		120	ns
			Device 02				120	
Clock + to W/RDY float delay (Wait mode)	tPLZ2		Device 01	9, 10, 11	20		130	ns
			Device 02				150	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 7

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

TABLE I. Electrical performance characteristics - Continued.

Parameter	Symbol	Conditions ($T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$; $V_{CC} = 5.0\text{ V} \pm 10\%$ unless otherwise specified)	Group A subgroups	Reference number 2/	Limits		Unit
					Min	Max	
$\overline{\text{Tx}}\text{C} +$ to $\overline{\text{W/RDY}}$ delay (Ready mode)	$\overline{\text{t}}\text{PHL9}$	$C_L = 100\text{ pF} \pm 10\%$ 5/	9, 10, 11	28	5	9	8/
$\overline{\text{Tx}}\text{C} +$ to $\overline{\text{INT}}$ delay	$\overline{\text{t}}\text{PHL10}$		9, 10, 11	29	5	9	8/
$\overline{\text{Rx}}\text{C} +$ to $\overline{\text{W/RDY}}$ delay (Ready mode)	$\overline{\text{t}}\text{PHL11}$		9, 10, 11	35	10	13	8/
$\overline{\text{Rx}}\text{C} +$ to $\overline{\text{INT}}$ delay	$\overline{\text{t}}\text{PHL12}$		9, 10, 11	36	10	13	8/
$\overline{\text{Rx}}\text{C}$ to $\overline{\text{SYNC}}$ setup (Output mode)	$\overline{\text{t}}\text{PHL13}$		9, 10, 11	37	4	7	8/

1/ If not tested, shall be guaranteed to the specified limits.

2/ The reference number refers to the position where the parameters being tested appears on figure 2.

3/ In all modes, the system clock rate must be at least five times the maximum data rate.

4/ RESET must be active a minimum of one complete clock cycle.

5/ Figure 2 represents the electrical performance characteristics associated with the ac limits shown in table I.

6/ $\text{t}_{\text{PWH1}} = \text{t}_{\text{CYC}} - \text{t}_{\text{PWL1}} - \text{t}_{\text{rC}} - \text{t}_{\text{fC}}$.

7/ $\text{t}_{\text{PWL1}} = \text{t}_{\text{CYC}} - \text{t}_{\text{PWH1}} - \text{t}_{\text{rC}} - \text{t}_{\text{fC}}$.

8/ Clock periods (system clock).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 8

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

Device types 01 and 02




FIGURE 1. Terminal connections (top view).


STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015	
		REVISION LEVEL D	SHEET 9

DESC FORM 193A
SEP 87


U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

Switching test circuits


Standard test load



Open drain test load



Switching test input/output waveform




AC testing: Inputs are driven at 2.4 V for logic "1" and 0.45 V for a logic "0".
Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for logic "0".

FIGURE 2. Switching test circuits and timing diagrams.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 10

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547



Read cycle

NOTE: Optional condition occurs only when any combination of these inputs must change state to reprogram during read/write operation.

FIGURE 2. Switching test circuits and timing diagrams - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 11

DESC FORM 193A
SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547





FIGURE 2. Switching test circuits and timing diagrams - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 12

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1968-550-547




Receiver serial data

FIGURE 2. Switching test circuits and timing diagrams - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015	
		REVISION LEVEL D	SHEET 13

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547




Transmitter serial data and modem control

FIGURE 2. Switching test circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 14

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547




Interrupt request

FIGURE 2. Switching test circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 15

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547



Interrupt acknowledge cycle

FIGURE 2. Switching test circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015	
		REVISION LEVEL D	SHEET 16

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547




FIGURE 2. Switching test circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 17

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{CLK} , C_I , and C_O measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects is required.
- d. Subgroup 7 and 8 functional testing shall include verification of instruction set. These tests form a part of the manufacturers test tape and shall be maintained and available from approved sources of supply.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test, method 1005 of MIL-STD-883 conditions:
 - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}\text{C}$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 18

DESC FORM 193A
SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1968—550-547

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 9
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

- * PDA applies to subgroup 1.
 ** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 19

6.4 Symbols, definitions, and functional descriptions. The symbols, definitions, and functional description for this device shall be as follows:

<u>Symbol</u>	<u>System definitions</u>	<u>Function</u>
B/ \bar{A} (Channel A or B select)		Input, high selects channel B. This input defines which channel is accessed during a data transfer between the CPU and the SIO. Address bit A_0 from the CPU is often used for the selection function.
C/ \bar{D} (Control or Data Select)		Input, high selects control. This input defines the type of information transfer performed between the CPU and the SIO. A high at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by the B/ \bar{A} . A low at C/ \bar{D} means that the information on the data bus is data. Address bit A_1 is often used for this function.
\bar{CE} (Chip Enable)		Input, active low. A low level at this input enables the SIO to accept command or data input from the CPU during a write cycle, or to transmit data to the CPU during a ready cycle.
CLK (System Clock)		Input. The SIO uses the standard System Clock to synchronize internal signals. This is a single-phase clock.
\bar{CTSA} , \bar{CTSB} (Clear to Send)		Inputs, active low. When programmed as Auto Enables, a low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-rise time signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noise-level margin.
$D_0 - D_7$ (System Data Bus)		Bidirectional, three-state. The system data bus transfers data and commands between the CPU and the SIO. D_0 is the least significant bit.
\bar{DCDA} , \bar{DCDB} (Data Carrier Detect)		Inputs, active low. These pins function as Receiver Enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-rise time signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffering does not guarantee a specific noise-level margin.
\bar{DTRA} , \bar{DTRB} (Data Terminal Ready)		Outputs, active low. These outputs follow the state programmed into SIO. They can also be programmed as general-purpose outputs.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 20

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

IEI
(Interrupt Enable In)

Input, active high. This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A high on this line indicates that no other device of high priority is being serviced by a CPU interrupt service routine.

IEO
(Interrupt Enable Out)

Output, active high. IEO is high only if IEI is high and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT
(Interrupt Request)

Output, open drain, active low. When the SIO is requesting an interrupt, it pulls INT low.

TORQ
(Input/Output Request)

Input from CPU, active low. TORQ is used in conjunction with B/A, C/D, CE and RD to transfer commands and data between the CPU and the SIO. When CE, RD and TORQ are all active, the channel selected by B/A transfers data to the CPU (a read operation). When CE and TORQ are active, but RD is inactive, the channel selected by B/A is written to by the CPU with either data or control information as specified by C/D. As mentioned previously, if TORQ and MI are active simultaneously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

MI
(Machine Cycle)

Input from CPU, active low. When MI is active and RD is also active, the CPU is fetching an instruction from memory; when MI is active while TORQ is active, the SIO accepts MI and TORQ as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the CPU.

RxCA, RxCB
(Receiver Clocks)

Inputs. Receive data is sampled on the rising edge of RxC. The Receiver Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. These clocks may be driven by the CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified).

RD
(Read Cycle Status)

Input from CPU, active low. If RD is active, a memory or I/O read operation is in progress. RD is used with B/A, CE and TORQ to transfer data from the SIO to the CPU.

RxDA, RxDB
(Receive Data)

Inputs, active high. Serial data at TTL levels.

RESET
(Reset)

Input, active low. A low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls high and disables all interrupts. The control registers must be rewritten after the SIO is reset and before data is transmitted or received.

**STANDARDIZED
MILITARY DRAWING**

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

83015

REVISION LEVEL

D

SHEET

21

RTSA, RTSB
(Request to Send)

Outputs, active low. When the RTS bit in Write Register 5 is set, the RTS output goes low. When the RTS bit is reset in the asynchronous mode, the output goes high after the transmitter is empty. In synchronous modes, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA
(Synchronization)

Input/output, active low. This pin can act either as input or output. In the asynchronous receive mode, it is an input similar to CTS and DCD. In this mode, the transitions on this line affect the state of the Sync/Hunt status bits in Read Register 0, but have no other function. In the External Sync mode, this line also acts as input. When external synchronization is achieved, SYNC must be driven low on the second rising edge or RXC after that rising edge of RXC on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for the two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced low, it should be kept low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of RXC that immediately precedes the falling edge of SYNC in the External Sync mode. In the internal synchronization mode (Monosync and Bisync), this pin acts as an output that is active during the part of the receive clock (RXC) cycle in which sync characters are recognized. The sync condition is not latched, so this output is active each time a sync pattern is recognized, regardless of character boundaries.

TxCA, TxCB
(Transmitter Clocks)

TxD changes from the falling edge of TXC. In asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the CTC Counter Timer Circuit for programmable baud rate generation.

TxDA, TxDB
(Transmit Data)

Outputs, active high. Serial data at TTL levels.

W/RDYA, W/RDTB
(Wait/Ready A,
Wait/Ready B)

Outputs, open drain, when programmed for Wait function; driven high and low when programmed for Ready function. These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		83015
		REVISION LEVEL D	SHEET 22

DESC FORM 193A
SEP 87

* U. S. GOVERNMENT PRINTING OFFICE: 1986-550-547

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1/</u>	Replacement military specification part number <u>2/</u>
8301501QX	56708	Z0844204CMB <u>3/</u>	M38510/48101BQX
8301502QX	56708	Z0844202CMB <u>4/</u>	M38510/48102BQX

- 1/ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 2/ Qualification requirement has been removed from this specification. (See MIL-STD-1562.)
- 3/ This part was previously designated as Z8442ACMB.
- 4/ This part was previously designated as Z8442CMB.

Vendor CAGE number

56708

Vendor name and address

Zilog, Incorporated
210 Hacienda Avenue
Campbell, CA 95008

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	83015
	REVISION LEVEL D	SHEET 23

DESC FORM 193A
SEP 87

U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547