


T-47-131

CD601 Series TTL Digital Delay Module, 14 PIN, 10 TAP

- TTL input and outputs
- Precise and stable delays
- Reliable hybrid construction
- No external components required
- Fan out 10TTL loads/tap, 20TTL loads/package
- Operating temperature 0° to 70°C
- Storage temperature -55° to +125°C



14 PIN DIP

Electrical Characteristics:

V _{IH} (High level input voltage)	2.0 to 5.0V
I _{IH} (High level input current)	50 μ A Max.
V _{IL} (Low level input voltage)	0.8 V Max.
I _{IL} (Low level input current)	-2 ma Max.
V _{OH} (High level output voltage)	2.5 V Min.
V _{OL} (Low level output voltage)	0.5 V Max.
V _{CC} (Supply voltage)	5.0 V $\pm$ 0.25 V DC
I _{CC} (Supply current)	150 ma Max.

Mechanical Specifications:

Case: Epoxy filled D.A.P.
Leads: Tinned Cu. or equiv.
Marking: White epoxy ink

Input & test conditions are not limiting parameters.
All digital delay modules can be operated at conditions other than specified.

Since accuracies may be slightly affected, we suggest that the module be evaluated under specific operating conditions.


Also Available:

Intermediate delays
Non symmetrical tap delays
Tighter delay tolerances
Falling edge delay specifications

Specifications subject to change without notice.

Nominal Delays (in NS) $\pm$ 2 NS or 5% Whichever is Greater		
Automatic Coil Part Number	Total Delay	Tap Delay
CD601A-101	50	5.0
CD601A-102	75	7.5
CD601A-103	100	10.0
CD601A-104	150	15.0
CD601A-105	200	20.0
CD601A-106	250	25.0
CD601A-107	300	30.0
CD601A-108	350	35.0
CD601A-109	400	40.0
CD601A-110	450	45.0
CD601A-111	500	50.0
CD601A-112	600	60.0
CD601A-113	700	70.0
CD601A-114	800	80.0
CD601A-115	900	90.0
CD601A-116	1000	100.0

Output rise times (TPLH) 4.0 NS max. (0.75 to 2.4 V level).



Test Conditions:

- 1) All measurements are made @ 25°C
- 2) V_{CC} is maintained @ 5.0 VDC
- 3) All measurements are made with no loads on outputs
- 4) Delays are measured @ 1.5V level
- 5) Delays & tolerances for leading edges only (TPLH) - falling edges (TPHL) closely matched to TPLH

Input Conditions:

- 1) Pulse amplitude: 3.20V
- 2) Input rise time 3.0 NS (10 to 90%)
- 3) Pulse width 2 $\times$ total delay
- 4) Duty cycle < 25%