

DESCRIPTION

The HYM58256A is a 256K words by 8 bits dynamic RAM module and consists of Fast Page mode CMOS DRAMs of two HY534256J in 20/26 pin SOJ mounted on a 30 pin glass-epoxy printed circuit board. 0.22μF decoupling capacitors are mounted under all the DRAMs.

HYM58256AM is a socket type and HYM58256AP is a leaded type single-in line module, these are suitable for easy interchange and addition of 256K bytes memory.


FEATURES

- Fast Page Mode operation
- Fast Access Time

	t _{RAC}	t _{CAC}	t _{PC}
HYM58256A-60	60	20	40
HYM58256A-70	70	20	40
HYM58256A-80	80	25	45
HYM58256A-100	100	25	55

- Single power supply of 5V ± 10%
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$, $\overline{\text{RAS}}$ only, Hidden Refresh.
- Low power operating
 - 0.99W max (HYM58256A-60)
 - 0.88W max (HYM58256A-70)
 - 0.77W max (HYM58256A-80)
 - 0.66W max (HYM58256A-100)
- TTL compatible inputs and outputs
- 512 refresh cycles / 8ms

BLOCK DIAGRAM




PIN NAMES


A ₀ -A ₈	ADDRESS INPUT
DQ ₀ -DQ ₇	DATA INPUT/OUTPUT
$\overline{\text{RAS}}$	ROW ADDRESS STROBE
$\overline{\text{CAS}}$	COLUMN ADDRESS STROBE
$\overline{\text{WE}}$	WRITE ENABLE
V _{DD}	POWER(+5V)
V _{SS}	GROUND

PIN CONNECTIONS

HYM58256AM



HYM58256AP



NOTES :

1. HYM58256AP's pin configuration is the same as HYM58256AM's
2. Common CAS control for eight data-in and data-out lines(DQ₀DQ₇).
3. The common I/O feature dictates the use of only early write operations to prevent contention on data-in and data-out(DQ₀DQ₇).

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature(Plastic)	-55 to 125	°C
V _{IN} , V _{OUT}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
I _{OS}	Short Circuit Output Current	50	mA
P _T	Power Dissipation	1.2	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A=0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{DD} +1	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are reference to V_{SS}.

DC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	HYM59256A		UNIT	NOTE
				MIN.	MAX.		
I _{IL}	Input Leakage Current(any input pin)	V _{SS} ≤ V _{IN} ≤ V _{DD}			20	μA	
I _{LO}	Output Leakage Current for High Impedance State	V _{SS} ≤ D _{OUT} ≤ V _{DD} R _{AS} , C _{AS} at V _{IH}			10	μA	
I _{DD1}	V _{DD} Supply Current, Operating	trc=trc(min.)	-60	180	mA	1, 2	
			-70	160			
			-80	140			
			-10	120			
I _{DD2}	V _{DD} Supply Current, TTL Standby	R _{AS} , C _{AS} at V _{IH} other inputs ≥ V _{SS}		4	mA		
I _{DD3}	V _{DD} Supply Current, R _{AS} -only Refresh	trc=trc(min.)	-60	180	mA	2	
			-70	160			
			-80	140			
			-10	120			
I _{DD4}	V _{DD} Supply Current, Fast Page Mode	Minimum Cycle	-60	140	mA	1.2	
			-70	120			
			-80	100			
			-10	80			
I _{DD5}	V _{DD} Supply Current, CMOS Standby	R _{AS} ≥ V _{DD} -0.2V, C _{AS} = V _{IH} , other inputs ≥ V _{SS}		2	mA		
I _{DD6}	V _{DD} Supply Current, C _{AS} -Before-R _{AS} Refresh	trc=trc(min.)	-60	180	mA	2	
			-70	160			
			-80	140			
			-10	120			
V _{OL}	Output Low Voltage	I _{OL} =4.2mA		0.4	V		
V _{OH}	Output High Voltage	I _{OH} =-5mA		2.4	V		

NOTES :

- I_{DD} is dependent on output loading when the device output is selected, Specified I_{DD}(max.) is measured with the output open.
- I_{DD} is dependent upon the number of address transitions. Specified I_{DD}(max.) is measured with a maximum of two transitions per address cycle in fast page mode.

AC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HYM58256A								UNIT	NOTE
			60		70		80		10			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{TRAS}	$\overline{\text{RAS}}$ Pulse Width	60	85K	70	85K	80	85K	100	85K	ns	
2	t _{RC}	Read or Write Cycle Time	120		130		150		180		ns	
3	t _{RP}	$\overline{\text{RA6}}$ Precharge Time	50		60		600		70		ns	
4	t _{ASR}	Row Address Set-up Time	0		0		0		0		ns	
5	t _{RAH}	Row Address Hold Time	10		10		10		10		ns	
6	t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	30		35		40		50		ns	
7	t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	20	40	20	50	25	60	25	75	ns	1
8	t _{ASC}	Column Address Set-up Time	0		0		0		0		ns	
9	t _{CAH}	Column Address Hold Time	15		15		15		20		ns	
10	t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay	20	40	20	50	25	60	25	75	ns	2
11	t _{TRAC}	Access Time from $\overline{\text{RAS}}$		60		70		80		100	ns	3,4,5
12	t _{IAA}	Access Time from Column Address		30		35		40		50	ns	5,7
13	t _{CAC}	Access Time from $\overline{\text{CAS}}$		20		25		25		25	ns	5,6
14	t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20		20		25		25		ns	
15	t _{RSH}	$\overline{\text{RAS}}$ Hold Time		20		20		20		25	ns	
16	t _{RCS}	Read Command Set-up Time	0		0		0		0		ns	
17	t _{RRCH}	Read Command Hold Time Referenced to $\overline{\text{CAS}}$		0		0		0		0	ns	8
18	t _{RRH}	Read Command Hold Time Referenced to $\overline{\text{RAS}}$	0		0		0		0		ns	8
19	t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5		5		5		5		ns	
20	t _{HZ}	$\overline{\text{CAS}}$ to Output High Impedance	0	20	0	20	0	25	0	30	ns	11
21	t _{WP}	Write Command Pulse Width	15		15		15		20		ns	
22	t _{CP}	$\overline{\text{CAS}}$ Precharge Time	10		10		10		10		ns	
23	t _{AR}	Column Address Hold Time from $\overline{\text{RAS}}$	50		55		60		75		ns	
24	t _{WCR}	Write Command Hold Time from $\overline{\text{RAS}}$	50		55		60		75		ns	
25	t _{WCS}	Write Command Set-up Time	0		0		0		0		ns	9
26	t _{WCH}	Write Command Hold Time	15		15		15		20		ns	
27	t _{DS}	Data In Set-up Time	0		0		0		0		ns	10
28	t _{DH}	Data In Hold Time	15		15		15		20		ns	10

#	SYMBOL	PARAMETER	HYM58256A								UNIT	NOTE
			60		70		80		10			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
29	t _{DHR}	Data-In Hold Time Referenced to $\overline{\text{RAS}}$	50		55		60		75		ns	
30	t _{CPA}	Access Time from Column Precharge		35		35		40		50	ns	12
31	t _{PC}	Fast Page Mode Read or Write Cycle time	40		40		45		55		ns	
32	t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	20		20		20		25		ns	
33	t _{CWL}	Write Command to CAS Lead Time	20		20		20		25		ns	
34	t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0		0		0		0		ns	
35	t _{CSR}	$\overline{\text{CAS}}$ Set-up Time($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle)	5		5		5		5		ns	
36	t _{CHR}	$\overline{\text{CAS}}$ Hold Time($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle)	15		15		15		20		ns	
37	t _T	Transition Time(Rise and Fall)	3	50	3	50	3	50	3	50	ns	13
38	t _{REF}	Refresh Interval(512 Cycle)		8		8		8		8	ms	
39	t _{RASP}	$\overline{\text{RAS}}$ Pulse Width(Fast Page Mode)	60	100K	70	100K	80	100K	100	100K	ns	
40	t _{CPT}	$\overline{\text{CAS}}$ Precharge Time(CBR Counter test cycle)	55		65		70		85		ns	8
41	t _{CLZ}	$\overline{\text{CAS}}$ to Output Low Impedance	0		0		0		0		ns	

NOTES :

- Operation within the t_{RAD}(max.) limit insures that t_{RAC}(max.) can be met. t_{RAD}(max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max.) limit, then the access time is controlled by t_{AA} and t_{CAC}.
- Operation within the t_{RCD}(max.) limit insures that t_{RAC}(max.) can be met. t_{RCD}(max.) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max.) limit, then access time is controlled by t_{CAC}.
- Assume t_{RAD} ≤ t_{RAD}(max.). If t_{RAD} is greater than t_{RAD}(max.) then t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD}(max.).
- Assume t_{RCD} ≤ t_{RCD}(max.). If t_{RCD} is greater than t_{RCD}(max.) then t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD}(max.).
- Measured with a load equivalent to two TTL loads and 100pF.
- Assumes that t_{RCD} ≥ t_{RCD}(max.) t_{RAD} ≤ t_{RAD}(max.).
- Assumes that t_{RCD} ≤ t_{RCD}(max.) and t_{RAD} ≤ t_{RAD}(max.).
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- t_{WCS} is not restrictive operating parameters. This is included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.
- t_{DS} and t_{DH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
- t_{HZ} define the time at which the data output achieves the open circuit condition and is not referenced to the output voltage levels.
- Access time is determined by the longer of t_{AA}, t_{CAC} or t_{CPA}.
- t_f is measured between V_{IH}(min.) and V_{IL}(max.) and AC Measurements assume t_T=5ns.
- An initial pause of 200μs is required after power-up and followed at least 8 initialization cycles(any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ -only Refresh). 8 initialization cycles are required after extended periods of bias without clocks.


CAPACITANCE

(T_A=25°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance(A ₀ -A ₈ , $\overline{\text{WE}}$, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$)	-	20	pF
C _{DQ}	I/O Capacitance(DQ ₀ -DQ ₇)	-	15	pF

TIMING DIAGRAM


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE




$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE



HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE

