## Dual PCI Express Equalizer/Redriver

General Description
The MAX4950A dual PCI Express ${ }^{\circledR}$ (PCIe) equalizer/ redriver operates from a single +3.3 V supply. This device improves signal integrity at the receiver through programmable input equalization and redrive circuitry with output deemphasis to correct for high-frequency losses. This device permits optimal placement of key PCle components and longer runs of stripline, microstrip, or cable.
The MAX4950A contains two identical channels capable of equalizing PCle Gen I (2.5GT/s) and Gen II (5.0GT/s) signals. The MAX4950A features electrical idle and receiver detection on each channel and a power-saving mode.
The MAX4950A is available in a small 36-pin (6.0mm x $6.0 \mathrm{~mm})$ TQFN package with flowthrough traces for optimal layout and minimal space requirements. The MAX4950A is specified over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial operating temperature range.

Applications
Servers
Industrial PCs
Test Equipment
Computers
External Graphics Applications
Communications Switchers
Storage Area Networks

- Single +3.3V Supply Operation
- PCle Gen I (2.5GT/s) and Gen II (5.0GT/s) Capable Excellent Differential Return Loss: $\geq 8 \mathrm{~dB}$ ( $\mathrm{f}=1.25 \mathrm{GHz}$ to 2.5 GHz )
- Very Low Latency with 280ps (typ) Propagation Delay
- Individual Lane Detection
- Three-Level Programmable Input Equalization
- Three-Level Programmable Output Deemphasis
- Standard, -2.5dB Programmable Output Levels
- On-Chip $50 \Omega$ Input/Output Terminations
- Space-Saving, 6.0mm x 6.0mm TQFN Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX4950ACTX +T | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 36 TQFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
$T$ = Tape and reel.


## Dual PCI Express Equalizer/Redriver

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)
VCC.......................................................................... 0.3 V to +4.0 V
All Other Pins (Note 1)................................-0.3V to ( $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ )
Continuous Current IN_P, IN_M, OUT_P, OUT_M ............ $\pm 30 \mathrm{~mA}$
Peak Current IN_P, IN_M, OUT_P, OUT_M
(pulsed for $1 \mu \mathrm{~s}, 1 \%$ duty cycle)................................. $\pm 100 \mathrm{~mA}$
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
36-Pin TQFN (derate $35.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ....... 2857 mW


Note 1: All I/O pins are clamped by internal diodes.
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C} C \mathrm{~L}=75 \mathrm{nF}$ coupling capacitor on each output, $\mathrm{R}_{\mathrm{L}}=50 \Omega$ resistor on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC PERFORMANCE |  |  |  |  |  |  |
| Power-Supply Range | VCC |  | 3.0 |  | 3.6 | V |
| Supply Current | ICC | $\begin{aligned} & \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{O}} \text { AMPA }=\mathrm{V}_{\mathrm{GND}}, \\ & \mathrm{VO}_{\mathrm{O}} \mathrm{AMPB}=\mathrm{V}_{\mathrm{GND}}(\text { Note 4) } \end{aligned}$ |  | 130 | 165 | mA |
| Differential Input Impedance | ZRX-DIFF-DC | DC | 80 | 100 | 120 | $\Omega$ |
| Differential Output Impedance | ZTX-DIFF-DC | DC | 80 | 100 | 120 | $\Omega$ |
| Common-Mode Resistance to GND | $\begin{aligned} & \text { ZRX-HIGH- } \\ & \text { IMP-DC-POS } \end{aligned}$ | VIN_P $=$ VIN_M $=0$ to +200 mV , input terminations not powered | 50 |  |  | k $\Omega$ |
| Common-Mode Resistance to GND | ZRX-HIGH- IMP-DC-NEG | $V_{\text {IN_P }}=V_{\text {IN_M }}=-150 \mathrm{mV}$ to 0 , input terminations not powered | 1 |  |  | k $\Omega$ |
| Common-Mode Resistance to GND, Input Terminations Powered | ZRX-DC |  | 40 | 50 | 60 | $\Omega$ |
| Output Short-Circuit Current | ITX-SHORT | Single-ended |  |  | 90 | mA |
| Common-Mode Delta Between Active and Idle States | VTX-CM-DC-ACTIVE-IDLE-DELTA | $\mathrm{VO}_{-} A M P_{-}=\mathrm{V}_{\text {GND }}$ |  |  | 100 | mV |
| DC Output Offset During Active State | VTX-CM-DC-LINE-DELTA | IVout_P - Vout_ml |  |  | 25 | mV |
| DC Output Offset During Electrical Idle | $\begin{aligned} & \text { VTX-IDLE- }^{\text {DIFF-DC }} \end{aligned}$ | IVOUT_P - Vout_m ${ }^{\text {l }}$ |  |  | 10 | mV |
| AC PERFORMANCE |  |  |  |  |  |  |
| Differential Input Return Loss <br> (Note 5) | RLRX-DIFF | $\mathrm{f}=0.05 \mathrm{GHz}$ to 1.25 GHz | 10 |  |  | dB |
|  |  | $\mathrm{f}=1.25 \mathrm{GHz}$ to 2.5 GHz | 8 |  |  |  |
| Common-Mode Input Return Loss (Note 5) | RLRX-CM | $\mathrm{f}=0.05 \mathrm{GHz}$ to 2.5 GHz | 6 |  |  | dB |

## Dual PCI Express Equalizer/Redriver

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C}_{C L}=75 \mathrm{nF}$ coupling capacitor on each output, $\mathrm{R}_{\mathrm{L}}=50 \Omega$ resistor on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Output Return Loss (Note 5) | RLTX-DIFF | $\mathrm{f}=0.05 \mathrm{GHz}$ to 1.25 GHz | 10 |  |  | dB |
|  |  | $\mathrm{f}=1.25 \mathrm{GHz}$ to 2.5 GHz | 8 |  |  |  |
| Common-Mode Output Return Loss (Note 5) | RLTX-CM | $\mathrm{f}=0.05 \mathrm{GHz}$ to 2.5 GHz | 6 |  |  | dB |
| Redriver-Operation Differential Input Signal Range | VRX-DIFF-PP | $\mathrm{f}=0.05 \mathrm{GHz}$ to 2.5 GHz | 120 |  | 1200 | mVP-P |
| Full-Swing No-Deemphasis Differential Output Voltage | VTX-DIFF-PP | ABSIVOUT_P - Vout_ml; O_AMP_ = GND | 800 | 1000 | 1200 | mVP-P |
| Low-Swing No-Deemphasis Differential Output Voltage | VTX-DIFF- <br> PP-LOW | ABSIVOUT_P - Vout_ml; O_AMP_ = VCC | 600 | 750 | 900 | mVP-P |
| Output Deemphasis Ratio, OdB | $\mathrm{V}_{\text {TX-DE- }}$ <br> RATIO-OdB | $\begin{aligned} & f=2.5 \mathrm{GHz}, \text { ODE_1 }^{1}=\mathrm{GND}, \mathrm{ODE} \_0=\text { GND, } \\ & \text { Figure } 1 \text { (see Table 3) } \end{aligned}$ |  | 0 |  | dB |
| Output Deemphasis Ratio, 3.5 dB | $\mathrm{V}_{\text {TX-DE- }}$ <br> RATIO-3.5dB | $\begin{aligned} & f=2.5 \mathrm{GHz}, \text { ODE_ }^{\mathrm{f}}=\mathrm{GND}, \mathrm{ODE}_{-} 0=\mathrm{V} \mathrm{CC}, \\ & \text { Figure } 1(\text { see Table 3) } \end{aligned}$ |  | 3.5 |  | dB |
| Output Deemphasis Ratio, 6dB | $\begin{gathered} \hline \text { V TXX-DE- } \\ \text { RATIO-6dB } \end{gathered}$ | $\begin{aligned} & f=2.5 \mathrm{GHz}, \mathrm{ODE}_{1} 1=\mathrm{V}_{\mathrm{CC}}, \mathrm{ODE}_{-} 0=\mathrm{V}_{\mathrm{CC}} \text { or } \\ & \text { GND, Figure } 1 \text { (see Table 3) } \end{aligned}$ |  | 6 |  | dB |
| Input Equalization, OdB (Note 6) | $V_{\text {RX-EQ- }}$ <br> OdB | $\begin{aligned} & f=2.5 \mathrm{GHz}, \text { INEQ_1 = GND, } \\ & \text { INEQ_0 = GND (see Table 2) } \end{aligned}$ |  | 0 |  | dB |
| Input Equalization, 3.5 dB (Note 6) | VRX-EQ- <br> 3.5 dB | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \text { INEQ_1 = GND, INEQ_0 = VCC } \\ & \text { (see Table 2) } \end{aligned}$ |  | 3.5 |  | dB |
| Input Equalization, 6dB (Note 6) | $\begin{gathered} \text { VRX-EQ- } \\ 6 \mathrm{~dB} \end{gathered}$ | $\begin{aligned} & f=2.5 \mathrm{GHz} \text {, INEQ_1 = VCC, INEQ_0 = VCC } \\ & \text { or GND (see Table 2) } \end{aligned}$ |  | 6 |  | dB |
| Output Common-Mode Voltage | $\begin{gathered} V_{\text {TX-CM-AC- }} \\ \quad P P \end{gathered}$ | MAX(VOUT_P + VOUT_M)/2 - MIN(VOUT_P + Vout_m)/2 |  |  | 100 | mVP-P |
| Propagation Delay (Note 5) | TPD | $\mathrm{f}=2.5 \mathrm{GHz}$ | 160 | 280 | 400 | ps |
| Rise/Fall Time | TTX-RISE- <br> FALL | (Note 7) | 30 |  |  | ps |
| Rise/Fall Time Mismatch | TTX-RFMIISMATCH | (Note 7) |  |  | 20 | ps |
| Same-Pair Output Skew (Note 5) | TSK | $\mathrm{f}=2.5 \mathrm{GHz}$ |  | 10 | 15 | ps |
| Lane-to-Lane Output Skew (Note 5) | TSKL | $\mathrm{f}=2.5 \mathrm{GHz}$ | -50 |  | +50 | ps |
| Deterministic Jitter (Note 5) | TTX-DJ-DD | K28.5 $\pm$ pattern, 5.0GT/s, AC coupled, RL = $50 \Omega$, effects of deemphasis deembedded |  |  | 15 | psp-P |
| Random Jitter | TTX-RJ-DD | DIO. 2 pattern |  |  | 1.4 | PSRMS |
| Electrical Idle Entry Delay | $\begin{gathered} \text { TTX-IDLE- } \\ \text { SET-TO-IDLE } \end{gathered}$ | From input to output |  | 15 |  | ns |
| Electrical Idle Exit Delay | TTX-IDLE-TO-DIFF-DATA | From input to output |  | 12 |  | ns |

## Dual PCI Express Equalizer/Redriver

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C}_{C L}=75 \mathrm{nF}$ coupling capacitor on each output, $\mathrm{R}_{\mathrm{L}}=50 \Omega$ resistor on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Idle Detect Threshold | VTX-IDLETHRESH |  | 65 | 95 | 120 | mVP-P |
| Output Voltage During Electrical Idle (AC) | $\mathrm{V}_{\text {TX-IDLE }}$ DIFF-AC-P | ABSIVOUT_P - Vout_ml, f $=500 \mathrm{MHz}$ |  |  | 25 | mVP-P |
| Receiver Detect Pulse Amplitude (Note 5) | $V_{T X-R C V}-$ DETECT | Voltage change in positive direction |  |  | 600 | mV |
| Receiver Detect Pulse Width |  |  |  | 100 |  | ns |
| Receiver Detect Retry Period |  |  |  | 200 |  | ns |
| CONTROL LOGIC (INEQ_1, INEQ_0, ODE_1, ODE_0, EN, RX_DET, O_AMP_) |  |  |  |  |  |  |
| Input Logic-Level Low | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.6 | V |
| Input Logic-Level High | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  | V |
| Input Logic Hysteresis | VHYST |  |  | 130 |  | mV |
| Input Leakage Current | IIN | VCONTROL_LOGIC $=+0.5 \mathrm{~V}$ or +1.5 V | -50 |  | +50 | $\mu \mathrm{A}$ |

Note 3: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$. Specifications for all temperature limits are guaranteed by design.
Note 4: Currents are applicable for both PCle Generation I and Generation II speeds. Table 5 summarizes the predicted power consumption.
Note 5: Guaranteed by design, unless otherwise noted.
Note 6: Equivalent to the same amount of deemphasis driving the output.
Note 7: Rise and fall times are measured using $20 \%$ and $80 \%$ levels.
$\square$
Figure 1. Illustration of Output Deemphasis

# Dual PCI Express Equalizer/Redriver 

$\left(\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

## Typical Operating Characteristics

INEQ_0 $=$ INEQ $1=0,0 \_A M P_{-}=0$,

$-150 p s-100 p s-50 p s \quad 0 p s \quad 50 p s 100 p s$ 150ps

INEQ_0 $=$ INEQ_1 $=0,0 \_A M P-=0$,
$V_{I N}=200 \mathrm{mV}$ P-P, ODE_0 = 0, ODE_1 = 1

-150 ps-100ps -50 ps $0 p s \quad 50 p s 100$ ps 150ps

$-150 p s-100$ ps -50 ps Ops 50 ps 100ps 150ps

INEQ $0=$ INEQ_1 $=0,0 \_A M P \_=0$,


INEQ_0 = INEQ_1 $=0,0 \_A M P-=1$,

-150 ps-100ps -50 ps 0 ps 50 ps 100ps 150ps

-150 ps -100 ps -50 ps $0 p s \quad 50$ ps 100 ps 150 ps

## Dual PCI Express Equalizer/Redriver

## Typical Operating Characteristics (continued) <br> $\left(\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

INEQ $0=1$, INEQ_1 $=0,0 \_A M P_{-}=0, V_{I N}=500 \mathrm{mV} \mathrm{P}_{\mathrm{P}-\mathrm{P}}$, WITH 6in STRIPLINE ODE_0 = ODE_1 = 0

$-150 p s-100 p s-50 p s$ Ops 50ps 100ps 150ps

INEQ $0=$ INEQ_1 $=0,0 \_A M P P_{-}=0, V_{I N}=500 \mathrm{mV}$ P-P, WITH 19in STRIPLINE ODE_0 = ODE_1 = 0

-150ps-100ps -50ps 0ps 50ps 100ps 150ps

INEQ_0 = INEQ_1 = 0, 0_AMP_ $=0, V_{I N}=200 \mathrm{mV}$ P-P, ODE_0 = 0, ODE_1 = 1, OUTPUT AFTER 19in STRIPLINE

$-150 p s-100 p s-50 p s$ Ops 50 ps 100ps 150ps

INEQ_0 $=0$, INEQ $1=1,0 \_$AMP_ $=0, V_{I N}=500 \mathrm{mV}$ P-P, WITH 19in STRIPLINE ODE_0 = ODE_1 = 0

-150 ps-100ps -50 ps 0 ps 50 ps 100ps 150ps

INEQ_0 $=$ INEQ_1 $=0,0 \_A M P_{-}=1, V_{I N}=200 \mathrm{mV} \mathrm{P}_{-\mathrm{P}}$, ODE_0 = 1, ODE_1 = 0, OUTPUT AFTER 6in STRIPLINE


INEQ_0 = INEQ_1 = 0, 0_AMP_ $=0, V_{I N}=200 \mathrm{mV}$ P-P, ODE_0=0, ODE_1 = 0, OUTPUT AFTER 19in STRIPLINE

$-150 p s-100$ ps -50 ps Ops 50 ps 100ps 150ps

## Dual PCI Express Equalizer/Redriver

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $1,4,6,9,19$, <br> $22,24,27$ | GND | Ground |
| 2 | INAP | Noninverting Input A |
| 3 | INAM | Inverting Input A |
| 5 | EN | Enable Input. Drive EN low for standby mode. Drive EN high for normal mode. EN is internally <br> pulled down by a 50k $\Omega$ (typ) resistor. |
| 7 | OUTBP | Noninverting Output B |

## Dual PCI Express Equalizer/Redriver



Figure 2. Block Diagram of Each Channel

# Dual PCI Express Equalizer/Redriver 

## Detailed Description

The MAX4950A dual equalizer/redriver is designed to support both Gen I (2.5GT/s) and Gen II (5.0GT/s) PCle data rates. The device contains two identical drivers with idle/receive detect on each lane and equalization to compensate for circuit-board loss. Signal integrity at the receiver is improved by the use of programmable input equalization circuitry. The MAX4950A features individual channel output amplitude selection inputs, O_AMPA and O_AMPB (Table 1), and programmable output deemphasis, permitting optimal placement of key PCle components and longer runs of stripline, microstrip, or cable.

## Table 1. Output Amplitude Selection

| O_AMPA/ <br> O_AMPB | DIFFERENTIAL OUTPUT VOLTAGE <br> (mVP-p) |
| :---: | :---: |
| 0 | $1000(\mathrm{typ})$ |
| 1 | $750(\mathrm{typ})$ |

Programmable Input Equalization
The MAX4950A features programmable input equalizers capable of providing $0 \mathrm{~dB}, 3.5 \mathrm{~dB}$, or 6 dB of highfrequency boost on either channel (see Table 2).

## Table 2. Input Equalization

| INEQ_1 | INEQ_0 | INPUT EQUALIZATION <br> (dB) |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 3.5 (typ) |
| 1 | $X$ | 6 (typ) |

$X=$ Don't care.

## Programmable Output Deemphasis

The MAX4950A features programmable output deemphasis on either channel by setting two control bits, ODE_1 and ODE_0, for deemphasis ratios of OdB, 3.5 dB , and 6dB (see Table 3).

Table 3. Output Deemphasis

| ODE_1 | ODE_0 | OUTPUT DEEMPHASIS RATIO <br> (dB) |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 3.5 (typ) |
| 1 | $X$ | 6 (typ) |

[^0]
## Receiver Detection

The MAX4950A features receiver detection on each channel. Upon initial power-up, if EN is high, receiver detection initializes. Receiver detection can also be initiated on a rising or falling edge of the RX_DET input when EN is high. During this time, the part remains in low-power standby mode and the outputs are squelched, despite the logic-high state of EN. Once started, receiver detection repeats indefinitely on each channel. Once a receiver is detected on one of the channels, up to three more attempts are made on the other channel. Upon receiver detection, channel output and electrical idle detection are enabled (see Table 4).

## Table 4. Receiver-Detection Input Function

| RX_DET | EN | DESCRIPTION |
| :---: | :---: | :---: |
| X | 0 | Receiver detection inactive |
| 0 | 1 | Following a rising or falling edge, <br> indefinite retry until receiver detected |
| Rising or <br> Falling Edge | 1 | Initiate receiver detection |
| 1 | 1 | Following a rising or falling edge, <br> indefinite retry until receiver detected |

$X=$ Don't care.

Electrical Idle Detection
The MAX4950A features electrical idle detection to prevent unwanted noise from being redriven at the output. If the MAX4950A detects that the differential input has fallen below VTX-IDLE-THRESH, the MAX4950A squelches the output. For differential input signals that are above $V_{T X}$-IDLE-THRESH, the MAX4950A turns on the output and redrives the signal.

## Power-Saving Features

The MAX4950A features an enable input (EN) to shut down the device and reduce supply current. To place the device in shutdown mode, drive EN low. To enable the device, drive EN high. During normal operation, supply current can also be reduced by reducing the channel output amplitudes. Table 5 shows typical power consumption differences between shutdown mode and normal operation with different output redrive strengths.

## Dual PCI Express Equalizer/Redriver

Table 5. Quiescent Power Dissipation with Equalization and Deemphasis

| EN | O_AMPB | O_AMPA | QUIESCENT POWER <br> SUPPLY CURRENT <br> $\mathbf{( t y p ) ( m A )}$ | QUIESCENT POWER <br> SUPPLY CURRENT <br> $\mathbf{( m a x ) ( \mathbf { m A } )}$ | QUIESCENT POWER <br> DISSIPATION <br> $(\mathbf{3 . 3 V}, \mathbf{t y p})(\mathbf{m W})$ | QUIESCENT POWER <br> DISSIPATION <br> $(\mathbf{3 . 6 V}, \mathbf{m a x})(\mathbf{m W})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 60 | 75 | 198 | 270 |
| 0 | 0 | 1 | 55 | 68 | 182 | 243 |
| 0 | 1 | 0 | 55 | 68 | 182 | 243 |
| 0 | 1 | 1 | 50 | 60 | 165 | 216 |
| 1 | 0 | 0 | 130 | 165 | 429 | 594 |
| 1 | 0 | 1 | 125 | 157 | 413 | 565 |
| 1 | 1 | 0 | 125 | 157 | 413 | 565 |
| 1 | 1 | 1 | 120 | 150 | 396 | 540 |

Applications Information


Figure 3. Typical Application Circuit-MAX4950A Used as X1 Lane Cable Driver

## Layout

Circuit-board layout and design can significantly affect the performance of the MAX4950A. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on data signals. It is recommended to run receive and transmit on different layers to minimize crosstalk and to place power-supply decoupling capacitors as close as possible to VCC. Always connect Vcc to a power plane.

Exposed Pad Package
The exposed-pad, 36-pin, TQFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The exposed pad on the MAX4950A must be soldered to the circuit-board ground plane for proper thermal performance. For more information on exposed-pad packages, refer to Maxim Application Note HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages.

Power-Supply Sequencing Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all devices. Always apply GND then VCC before applying signals, especially if the signal is not current limited.

Chip Information
PROCESS: BiCMOS
Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 36 TQFN | $\mathrm{T} 3666+2$ | $\underline{\mathbf{2 1 - 0 1 4 1}}$ |

[^1]$\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600


[^0]:    $X=$ Don't care.

[^1]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

