PRELIMINARY T=46-13-29

# National Semiconductor

### NMC27C32B 32,768-Bit (4k x 8) **High Speed Version UV Erasable CMOS PROM**

### **General Description**

The NMC27C32B is a high-speed 32k UV erasable and electrically reprogrammable CMOS EPROM, ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C32B is designed to operate with a single +5V power supply with ±10% tolerance. The CMOS design allows the part to operate over the Extended Temperature Range.

The NMC27C32B is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

#### **Features**

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
  - 55 mW Max - Active Power 0.55 mW Max Standby Power
- Optimal EPROM for total CMOS systems Single 5V power supply
- Extended temperature range (NMC27C32BQE), -40°C to +85°C, available
- Pin compatible with NMOS 32k EPROMs
- Fast and reliable programming—100 µs typical/byte
- Static operation-no clocks regulred
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Manufacturer's Identification code for automatic programming control
- High current CMOS level output drivers

### **Block Diagram**



Pin Names						
A0-A11 Addresses						
CE	Chip Enable					
OE/V <sub>PP</sub>	Output Enable/ Programming Voltage					
00-07	Outputs					



**MC27C32B** 

### NATL SEMICOND (MEMORY)

NMC27C32B

#### 🗰 6501126 0063325 1 I ∃1E D

Connection Diagram		onnection Diagram				T-46-13-29			
27C256 27256	27C128 27128	27C64 2764	27C16 2716			27C16 2716	27C64 2764	27C128 27128	27C256 27256
Vpp	V <sub>PP</sub>	V <sub>PP</sub>			7C32B le Package	-	Vcc	Vcc	Vcc
A12	· A12	A12		<b></b>	7		PGM	PGM	A14
A7	A7	A7	A7	A7 - 1	24 V <sub>CC</sub>	Vcc	NC	A13	A13
A6	A6	A6	A6	A6 - 2	23 A8	A8	A8	A8	A8
A5	A5	A5	A5	A5 - 3	22 - A9	A9	A9	A9	A9
A4	A4	A4_	A4	A4 - 4	21 A11	VPP	A11	A11	A11
A3	A3	⁄A3	A3	A3 - 5	20 - 0E/ V <sub>PP</sub>	OE	OE	ŌĒ	ŌE
A2	A2	A2	A2	A2 - 6	19 A10	A10	A10	· A10	A10
A1	A1	A1	A1	A1 — 7	18 - CE	CE	CE	ĈĒ	CE
A0	A0	A0	A0	AQ — 8	17 - 07	07	07	07	07
O <sub>0</sub>	O <sub>0</sub>	00	00	0 <sub>0</sub> —9	16 0 <sub>6</sub>	06	O <sub>6</sub>	O <sub>6</sub>	0 <sub>6</sub>
01	0 <sub>1</sub>	01	01	0 <sub>1</sub> -10	15 0 <sub>5</sub>	O5	0 <sub>5</sub>	0 <sub>5</sub>	0 <sub>5</sub>
O <sub>2</sub>	O2	02	02	02-11	14-04	04	O4	-O <sub>4</sub>	0 <sub>4</sub>
GND	GND	GND	GND	GND - 12	13 0 <sub>3</sub>	03	O3	O3	O3

TL/D/8827-2

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C32B pins.

#### Order Number NMC27C32BQ See NS Package Number J24AQ

Commercial Temp Range (0°C to +70°C) V<sub>CC</sub> = 5V  $\pm 5\%$ 

Parameter/Order Number	Access Time (ns)
NMC27C32BQ15	150

Commercial Temp Range (0°C to +70°C) V<sub>CC</sub> = 5V  $\pm 10\%$ 

Parameter/Order Number	Access Time (ns)
NMC27C32BQ150	150
NMC27C32BQ200	200
NMC27C32BQ250	250

Extended Temp Range ( $-40^{\circ}$ C to  $+85^{\circ}$ C) V<sub>CC</sub> = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NMC27C32BQE200	200
NMC27C32BQE250	250

.

Respect to Ground

(Mil Spec 883C, Method 3015.2)

Power Dissipation

V<sub>CC</sub> Power Supply

except NMC27C32BQ15

ψ.

ESD Rating

#### **COMMERCIAL TEMPERATURE RANGE**

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-10°C to +80°C
Operating Temp
-65°C to +150°C
+7.0V to -0.6V
+6.5V to −0.6V
$V_{CO}$ + 1.0V to GND – 0.6V

## **READ OPERATION**

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
111	Input Load Current	$V_{IN} = V_{CC}$ or GND		0.01	1	μA
lpp	OE/Vpp Load Current	$\overline{OE}/V_{PP} = V_{CC} \text{ or } GND$			10	μA
LO	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$		0.01	1	μA
1001	V <sub>CC</sub> Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$ , f = 1 MHz Inputs = V <sub>IH</sub> or V <sub>IL</sub> , I/O = 0 mA		8	20	mA
1002	V <sub>CC</sub> Current (Active) CMOS Inputs	$\overline{CE} = GND, f = 1 MHz$ Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		3	10	mA
ICCSB1	V <sub>CC</sub> Current (Standby) TTL Inputs	<del>C</del> E = V <sub>IH</sub>	•	0.1	1 1	mA
ICCSB2	V <sub>CC</sub> Current (Standby) CMOS Inputs	$\overline{CE} = V_{CC}$		0.5	100	μΑ
VIL	Input Low Voltage		-0.2		0.8	V
ViH	Input High Voltage		2.0		V <sub>CC</sub> + 1	. V.
VoL1	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$			0.45	V
VoH1	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4			V
VOL2	Output Low Voltage	$I_{OL} = 10 \mu A$			0.1	V
V <sub>OH2</sub>	Output High Voltage	l <sub>OH</sub> = −10 μA	V <sub>CC</sub> - 0.1			V

### **AC Electrical Characteristics**

		NMC27C32B								
Symbol Parameter	Parameter	Conditions	Q15, Q150		Q200,	Q200, QE200		QE250	Units	
			Min	Max	Min	Max	Min	Max		
tACC	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		150		200		250	nş	
TCE	CE to Output Delay	ōē = V <sub>IL</sub>		150		200		250	ns	
tOE	OE to Output Delay	CE = VIL		60		60		70	ns	
tor	OE High to Output Float	CE = VIL	0.	50	0	60	0	60	ns	
tCF	CE High to Output Float		0	50	O	60	0	60	ns	
<sup>t</sup> он	Output Hold from Addresses, CE or OE, Whichever Occurred First	ce = ce = V <sub>IL</sub>	0		0		0		ns	

1-21

T-46-13-29 OE VPP Supply and A9 Voltage with +14.0V to -0.6V 1.0W Lead Temperature (Soldering, 10 sec.) 300°C

IMC27C32B

**Operating Conditions** (Note 6) Temperature Range NMC27C32BQ150, 200, 250 NMC27C32BQE200, 250

0°C to +70°C 40°C to +85°C +5V ±10%  $+5V \pm 5\%$ 

2000V

**NMC27C32B** 

### NATL SEMICOND (MEMORY)

#### 🔳 6501126 0063327 5 🔳 **3**TE D

T-46-13-29

Capacitance T <sub>A</sub> = +25°C, f = 1 MHz (Note 2)					
Symbol	Parameter	Conditions	Тур	Max	Units
CIN1	Input Capacitance except $\overline{OE}/V_{PP}$	V <sub>IN</sub> ≕ 0V	6	8	pF
CIN2	OE/Vpp Input Capacitance	$V_{IN} = 0V$	25	28	p۴
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	9	12	рF

**AC** Test Conditions

Output Load	Ci =
Input Rise and Fall Times	 <u>ог</u> –
Input Pulse Levels	

1 TTL Gate and = 100 pF (Note 8) ≤5 ns 0.45V to 2.4V

**Timing Measurement Reference Level** Inputs Outputs

0.8V and 2V 0.8V and 2V

### AC Waveforms (Note 7)



TL/D/8827-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{\text{OE}}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{\text{CE}}$  without impacting  $t_{ACC}$ 

Note 4: The top and top compare level is determined as follows: High to TRI-STATE, the measured V<sub>OH1</sub> (DC) - 0.10V; Low to TRI-STATE, the measured V<sub>OL1</sub> (DC) + 0.10V.

Note 5: TRI-STATE may be attained using DE or CE.

Note 8: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to  $V_{CC}$  + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL, Gate:  $I_{OL} = 1.6 \text{ mA}$ ,  $I_{OH} = -400 \mu A$ . CL: 100 pF includes fixture capacitance.

Note 9: Inputs and outputs can undershoot to -2.0V for 20 ns Max, except for OE/Vpp which cannot exceed -0.2V.

### NATL SEMICOND (MEMORY)

ATE D 🗰 6501126 0063328 7 🗰 - . • •

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AS	Address Setup Time		1			μs
OES	OE Setup Time	_	1			μs
DS	Data Setup Time		1			μs
VCS	V <sub>CC</sub> Setup Time		1			μs
AH	Address Hold Time		0			μs
DH	Data Hold Time		1		2	μs
CF	Chip Enable to Output Float Delay	$\overline{OE} = V_{ L}$	0		60	ns
PW	Program Pulse Width		95	100	105	μs
OEH	ÕE Hold Time		1			ns
DV.	Data Valid from CE	OE = VIL	-		250	ns
PRT	OE Pulse Rise Time During Programming		50			ns
VR	V <sub>PP</sub> Recovery Time		- 1			μs
99	Vpp Supply Current During Programming Pulse	$\frac{\overline{CE} = V_{IL}}{\overline{OE} = V_{PP}}$			30	mA
cc	V <sub>CC</sub> Supply Current			•	10	mA
ГĄ	Temperature Ambient		20	- 25	30 :	•C
/cc	Power Supply Voltage		6.0	6.25	6.5	V
/рр	Programming Supply Voltage		12.5	12.75	13.0	V
FR	Input Rise, Fall Time		5			ns
/IL	Input Low Voltage			0.0	0.45	. V .
/111	Input High Voltage		2.4	4,0		V
IN	Input Timing Reference Voltage		0.8	1.5	2.0	V
oυτ	Output Timing Reference Voltage		0,8	1.5	2.0	v

### **Programming Waveforms**



Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 21 V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. The EPROM must not be inserted into or removed from a board with voltage applied to V<sub>PP</sub> or V<sub>CC</sub>.

Note 3: The maximum absolute allowable voltage which may be applied to the Vpp pin during programming is 14V. Care must be taken when switching the Vpp supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.

1-23

NMC27C32B

1.



 $\overline{X}^{*}$  :

31E D 🔳 6501126 0063329 9 🔜





(AX) ATE D

🖬 6501126 0063330 5 🔳

播



### **Functional Description**

### DEVICE OPERATION

**NMC27C32E** 

The six modes of operation of the NMC27C32B are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $\overrightarrow{OE}/V_{PP}$  during programming. In the program mode the  $\overrightarrow{OE}/V_{PP}$  input is pulsed from a TTL low level to 12.75V.

#### Read Mode

The NMC27C32B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t<sub>ACC</sub>) is equal to the delay from CE to output (t<sub>CE</sub>). Data is available at the outputs to the failing edge of OE, assuming that CE has been low and addresses have been stable for at least t<sub>ACC</sub>-t<sub>OE</sub>.

The sense amps are clocked for fast access time.  $V_{CC}$  should therefore the maintained at operating voltage during read and verify, if  $V_{CC}$  temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

#### **Standby Mode**

The NMC27C32B has a standby mode which reduces the active power dissipation by 99%, from 55 mW to 0.55 mW. The NMC27C32B is placed in the standby mode by applying a CMOS high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

#### **Output OR-Tying**

Because EPROMs are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connection. The 2-line control function allows for:

a. The lowest possible memory power dissipation, and

b. complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 18) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 20) be made a

### 31E D 🗰 6201126 0063331 7 📠

T-46-13-29

common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### Programming

CAUTION: Exceeding 14V on pin 20  $\overline{OE}/V_{PP}$  will damage the NMC27C32B.

Initially, and after each erasure, all bits of the NMC27C32B are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27C32B is in the programming mode when  $\overline{\text{OE}}/\text{V}_{\text{PP}}$  is at 12.75V. It is required that at least a 0.1  $\mu$ F capacitor be placed across V<sub>CC</sub> and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL,

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{CE}$  input. A program pulse must be applied at each address location to be programmed. The NMC27C32B is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100  $\mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will Program with a single 100  $\mu$ s pulse.

Note: Some programmer manufactures due to equipment limitation may offer interactive program Algorithm (Shown In Figure 2).

The NMC27C32B must not be programmed with a DC signal applied to the  $\overline{CE}$  input.

Programming multiple NMC27C32Bs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C32B may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE input programs the paralleled NMC27C32B.

TABLE I. Mode Selection						
Pins CE OE/Vpp Vcc Outputs						
Mode	(18)	(20)	(24)	(9-11, 13-17)		
Read	VIL	V <sub>IL</sub>	5V	DOUT		
Standby	VIH	Don't Care	5V	Hi-Z		
Program	VIL	12.75V	6.25V	D <sub>IN</sub>		
Program Verify	VIL	V <sub>IL</sub> ·	6.25V	Dout		
Program Inhibit	VIH	12.75V	6.25V	HI-Z		
Output Disable	Don't Care	VIH	5V	Hi-Z		

1-26

že s

# Functional Description (Continued) Program Inhibit

Programming multiple NMC27C32B in parallel with different data is also easily accomplished. Except for  $\overrightarrow{CE}$  all like inputs (including  $\overrightarrow{OE}$ ) of the parallel NMC27C32B may be common. A TTL low level program pulse applied to an NMC27C32B's  $\overrightarrow{CE}$  input with  $\overrightarrow{OE}/V_{PP}$  at 12.75V will program that NMC27C32B. A TTL high level  $\overrightarrow{CE}$  input inhibits the other NMC27C32B from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bit to determine whether they were correctly programmed. The verify is accomplished with  $\overline{OE}/V_{PP}$  and  $\overline{CE}$  at  $V_{IL}$ . Data should be verified  $t_{DV}$  after the falling edge of  $\overline{CE}$ .

#### MANUFACTURER'S IDENTIFICATION CODE

The NMC27C32B has a manufacturer's identification code to aide in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C32B is, "8F01", where "8F" designates that it is made by National Semiconductor, and "01" designates a 32k part.

The code is accessed by applying 12.0V  $\pm$ 0.5V to address pin A9. Addresses A1~A8, A10–A11,  $\overline{CE}$ , and  $\overline{OE}$  are held at V<sub>IL</sub>. Address A0 is held at V<sub>IL</sub> for the manufacturer's code, and at V<sub>IH</sub> for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the NMC27C32B are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the  $3000\text{\AA}-4000\text{\AA}$  range. After programming, opaque labels should be placed over the NMC27C32B's window to prevent unintentional

### T-46-13-29

6501126 0063332 9 🛤

erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents. The recommended erasure procedure for the NMC27C32B is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>.

The NMC27C32B should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure. Table III shows the minimum NMC27C32B erasure time for various light intensities.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICCr has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent Inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop. caused by the inductive effects of the PC board traces.

	TABLE II. Manufacturer's Identification Code									
Pins	A0 (8)	0 <sub>7</sub> (17)	O <sub>6</sub> (16)	O <sub>5</sub> (15)	O <sub>4</sub> (14)	O <sub>3</sub> (13)	0 <sub>2</sub> (11)	0 <sub>1</sub> (10)	O <sub>0</sub> (9)	Hex Data
Manufacturer Code	VIL	1	0	0	0	1	1.	1	1	8F
Device Code	VIH	0	Q	0	0	0	0	0	1	01

31E D

#### TABLE III, Minimum NMC27C32B Erasure Time

Light Intensity (µW/cm²)	Erasure Time (Minutes)
15,000	20
10,000	25
5,000	50

