




# 512Kx8 MONOLITHIC SRAM

## FEATURES

- Access Times 17, 20, 25, 35, 45, 55nS
- MIL-STD-883 Compliant Devices Available, SMD # 5962-95613 (pending)
- Packaging
  - 36 pin Ceramic Flat Pack, JEDEC Approved Revolutionary Pinout (Package 200)
  - 36 pin Ceramic SOJ, JEDEC Approved Revolutionary Pinout (Package 100)
  - 32 pin Ceramic DIP, JEDEC Approved Pinout (Package 300)
- Commercial, Industrial and Military Temperature Range
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs

### FIG. 1 PIN CONFIGURATION FOR WMS512K8-XFX, SMD 5962-95613 (Pending)

TOP VIEW  
FLAT PACK




### PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
V <sub>cc</sub>	+5.0V Power
V <sub>ss</sub>	Ground

### FIG. 2 PIN CONFIGURATION FOR WMS512K8-XDJX, SMD 5962-95613 (Pending)

TOP VIEW  
CSOJ




### PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
V <sub>cc</sub>	+5.0V Power
V <sub>ss</sub>	Ground

### FIG. 3 PIN CONFIGURATION FOR WMS512K8-XCX, SMD 5962-95613 (Pending)

TOP VIEW  
DIP



### PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
V <sub>cc</sub>	+5.0V Power
V <sub>ss</sub>	Ground

3 SRAM MONOLITHICS



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	V <sub>CC</sub> +0.5	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.3	+0.8	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C

TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

CAPACITANCE  
(T<sub>A</sub> = +25°C)

Parameter	Symbol	Condition	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
Output capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V, f = 1.0MHz	20	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Sym	Conditions			Units
			Min	Max	
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10	μA
Operating Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		100	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		15	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = 4.5		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> = 4.5	2.4		V

NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V

DATA RETENTION CHARACTERISTICS

(T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions				Units
			Min	Typ	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	$\overline{CS}$ ≥ V <sub>CC</sub> - 0.2V	2.0		5.5	V
Data Retention Current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3V		0.5	2.0*	mA

\* Also available in Low Power version. Please call factory for information.

3 SRAM MONOLITHICS



AC CHARACTERISTICS
(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 13 columns: Parameter, Symbol, -17 (Min, Max), -20 (Min, Max), -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), -55 (Min, Max), Units. Rows include Read Cycle Time, Address Access Time, Output Hold from Address Change, etc.


1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 13 columns: Parameter, Symbol, -17 (Min, Max), -20 (Min, Max), -25 (Min, Max), -35 (Min, Max), -45 (Min, Max), -55 (Min, Max), Units. Rows include Write Cycle Time, Chip Select to End of Write, Address Valid to End of Write, etc.

1. This parameter is guaranteed by design but not tested.

FIG. 4
AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, Output Timing Reference Level.

NOTES:
Vz is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Z0 = 75 Ω.
Vz is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.

SRAM MONOLITHICS



3 SRAM MONOLITHICS

FIG. 5  
TIMING WAVEFORM - READ CYCLE






FIG. 6  
WRITE CYCLE -  $\overline{WE}$  CONTROLLED



WRITE CYCLE 1,  $\overline{WE}$  CONTROLLED ( $\overline{OE} = V_{iH}$ )

FIG. 7  
WRITE CYCLE -  $\overline{CS}$  CONTROLLED



WRITE CYCLE 2,  $\overline{CS}$  CONTROLLED ( $\overline{OE} = V_{iH}$ )



ORDERING INFORMATION

W M S 512K 8 - XXX X X

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE:

- DJ = Ceramic SOJ (Package 100)
- F = Ceramic Flat Pack (Package 200)
- C = Ceramic .600" DIP (Package 300)

ACCESS TIME in nS

ORGANIZATION, 512K x 8

SRAM

MONOLITHIC

WHITE MICROELECTRONICS

3

SRAM MONOLITHICS

DEVICE TYPE	SPEED	PACKAGE	SMD NO.
512K x 8 SRAM Monolithic	55nS	36 pin flat pack	5962-95613 05HXX*
512K x 8 SRAM Monolithic	45nS	36 pin flat pack	5962-95613 06HXX*
512K x 8 SRAM Monolithic	35nS	36 pin flat pack	5962-95613 07HXX*
512K x 8 SRAM Monolithic	25nS	36 pin flat pack	5962-95613 08HXX*
512K x 8 SRAM Monolithic	20nS	36 pin flat pack	5962-95613 09HXX*
512K x 8 SRAM Monolithic	17nS	36 pin flat pack	5962-95613 10HXX*
512K x 8 SRAM Monolithic	55nS	32 pin DIP	5962-95613 05HYX*
512K x 8 SRAM Monolithic	45nS	32 pin DIP	5962-95613 06HYX*
512K x 8 SRAM Monolithic	35nS	32 pin DIP	5962-95613 07HYX*
512K x 8 SRAM Monolithic	25nS	32 pin DIP	5962-95613 08HYX*
512K x 8 SRAM Monolithic	20nS	32 pin DIP	5962-95613 09HYX*
512K x 8 SRAM Monolithic	17nS	32 pin DIP	5962-95613 10HYX*
512K x 8 SRAM Monolithic	55nS	36 pin CSOJ	5962-95613 05HZX*
512K x 8 SRAM Monolithic	45nS	36 pin CSOJ	5962-95613 06HZX*
512K x 8 SRAM Monolithic	35nS	36 pin CSOJ	5962-95613 07HZX*
512K x 8 SRAM Monolithic	25nS	36 pin CSOJ	5962-95613 08HZX*
512K x 8 SRAM Monolithic	20nS	36 pin CSOJ	5962-95613 09HZX*
512K x 8 SRAM Monolithic	17nS	36 pin CSOJ	5962-95613 10HZX*

\* Pending