

N- and P-Channel 20-V (D-S) MOSFET

CHARACTERISTICS


- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The model subcircuit schematic is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model 9928DY

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Test Condition	Typical ^a	Unit
Static				
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V, V _{GS} , I _D = 250 μA	N-Ch	
		V _{DS} = V, V _{GS} , I _D = -250 μA	P-Ch	
On-State Drain Current ^b	I _{D(on)}	V _{DS} = V, V _{GS} = V	N-Ch	
		V _{DS} = -V, V _{GS} = -V	P-Ch	
Drain-Source On-State Resistance ^b	r _{DS(on)}	V _{GS} = 4.5 V, I _D = 5 A	N-Ch	0.044
		V _{GS} = -4.5 V, I _D = -3.2 A	P-Ch	.056
		V _{GS} = 3.0 V, I _D = 3.9 A	N-Ch	0.051
		V _{GS} = -3.0 V, I _D = -2.0 A	P-Ch	0.084
		V _{GS} = 2.5 V, I _D = 1 A	P-Ch	0.056
		V _{GS} = -2.7 V, I _D = -1 A	P-Ch	0.096
Forward Transconductance ^b	g _{fs}	V _{DS} = 10 V, I _D = 5 A	N-Ch	15
		V _{DS} = -9 V, I _D = -3.4 A	P-Ch	9.3
Diode Forward Voltage ^b	V _{SD}	I _S = 5 A, V _{GS} = 0 V	N-Ch	0.84
		I _S = -2 V, V _{GS} = 0 V	P-Ch	-0.74
Dynamic^a				
Total Gate Charge	Q _g	N-Channel V _{DS} = 6 V, V _{GS} = 4.5 V, I _D = 5 A P-Channel V _{DS} = -6 V, V _{GS} = -4.5 V, I _D = -3.2 A	N-Ch	8
			P-Ch	8.9
Gate-Source Charge	Q _{gs}		N-Ch	2
			P-Ch	2.1
Gate-Drain Charge	Q _{gd}		N-Ch	2.4
			P-Ch	3.3
Turn-On Delay Time	t _{d(on)}	N-Channel V _{DD} = 6 V, R _L = 6 Ω I _D ≅ 1 A, V _{GEN} = 4.5 V, R _G = 6 Ω P-Channel V _{DD} = -6 V, R _L = 6 Ω I _D ≅ -1 A, V _{GEN} = -4.5 V, R _G = 6 Ω	N-Ch	24
			P-Ch	12
Rise Time	t _r		N-Ch	19
			P-Ch	19
Turn-Off Delay Time	t _{d(off)}		N-Ch	30
			P-Ch	46
Fall Time	t _f		N-Ch	13
			P-Ch	60
Source-Drain Reverse Recovery Time	t _{rr}	I _F = A, I _S = 1.25A, di/dt = 100 A/μs	N-Ch	64
			P-Ch	53







Notes

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)







N-Channel



Note: Dots and squares represent measured data.



P-Channel



Note: Dots and squares represent measured data.