


Dual N-Channel 30 V (D-S) MOSFETs

PRODU	CT SU	MMARY		
	V _{DS} (V)	$R_{DS(on)}$ (Ω) (Max.)	I _D (A)	Q _g (Typ.)
Channel-1	30	0.0071 at $V_{GS} = 10 \text{ V}$	40 ^a	10.5 nC
Charmer-1	30	0.0089 at $V_{GS} = 4.5 \text{ V}$	40 ^a	10.5110
Channel-2	30	0.0030 at V _{GS} = 10 V	40 ^a	29 nC
Onaillei-2	iei-∠ 30	0.0035 at $V_{GS} = 4.5 \text{ V}$	40 ^a	29110



SiZ920DT-T1-GE3 (Lead (Pb)-free and Halogen-free)


FEATURES

- TrenchFET® Power MOSFETs
- 100 % R_a and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912



APPLICATIONS

- CPU Core Power
- Computer Peripherals
- Synchronous Buck Converter



Parameter	Symbol	Channel-1	Channel-2	Unit	
Drain-Source Voltage		V _{DS}	30		V
Gate-Source Voltage	V _{GS}	±	V		
	T _C = 25 °C		40 ^a	40 ^a	
Continuous Drain Current (T. 150 °C)	T _C = 70 °C		40 ^a	40 ^a	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	Ι _D	22 ^{b, c}	32 ^{b, c}	
	T _A = 70 °C		17 ^{b, c}	26 ^{b, c}	A
Pulsed Drain Current (t = 300 μs)	I _{DM}	70	120	A	
Continuous Source Drain Diode Current	T _C = 25 °C	- I _S	28 ^a	28 ^a	
Continuous Source Diam Diode Current	T _A = 25 °C		3.6 ^{b, c}	4.3 ^{b, c}	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	25	40	
Single Pulse Avalanche Energy		E _{AS}	31	80	mJ
	T _C = 25 °C	P _D	39	100	
Maximum Pawar Dinaination	T _C = 70 °C		25	64	w
Maximum Power Dissipation	T _A = 25 °C		4.3 ^{b, c}	5.2 ^{b, c}	VV
	T _A = 70 °C		2.8 ^{b, c}	3.3 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		00
Soldering Recommendations (Peak Temperature) ^{d, e}			260		°C

THERMAL RESISTANCE RATING	is						
			Char	nnel-1	Char	nnel-2	
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	23	29	19	24	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	2.5	3.2	1	1.25	O/ VV

- a. Package limited T_C = 25 °C.
 b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 65 °C/W for channel-1 and 55 °C/W for channel-2.

Document Number: 63916 S12-0975-Rev. A, 30-Apr-12 For technical questions, contact: pmostechsupport@vishay.com

Vishay Siliconix



SPECIFICATIONS (T _J = 25 °C, unless otherwise noted) Parameter Symbol Test Co		Test Conditions	onditions Min.			Max.	Unit	
Static				l	Тур.		<u>I</u>	
	,,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	30				
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30			V	
N. Tamaranakan Osaffisian	/T	I _D = 250 μA			34			
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = 250 μA	Ch-2		31			
V Tamanantuna Caaffiniant	A)/ /T	I _D = 250 μA	Ch-1		- 5.2		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-2		- 6.1			
Cata Thursh ald Valtage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.2		2.5	V	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2.2	V	
Gate Source Leakage	loos	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nΔ	
date Source Leakage	I _{GSS}		Ch-2			± 100	ш	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1		
Zero Gate Voltage Drain Current	Inno	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1	2.2 ± 100 ± 100 1 1 5 A 0.0071 0.0030 0.0089	
Zero date voltage Drain Gurrent	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55 ^{\circ}\text{C}$	Ch-1			5	μΛ	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55 ^{\circ}\text{C}$	Ch-2			5		
h		$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			^	
On-State Drain Current ^D	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	25			А	
		$V_{GS} = 10 \text{ V}, I_D = 18.9 \text{ A}$	Ch-1		0.0059	0.0071		
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0025	0.0030		
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 16.9 \text{ A}$	Ch-1		0.0074	0.0089		
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0029	0.0035		
		V _{DS} = 10 V, I _D = 18.9 A	Ch-1		66			
Forward Transconductance ^b	9 _{fs}	V _{DS} = 10 V, I _D = 20 A		140		S		
Dynamic ^a	'		1	l			ı	
-	6		Ch-1		1260			
Input Capacitance	C _{iss}	Channel-1	Ch-2		3600			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		260		pF	
- Carpar Capacitario	OSS	Channel-2	Ch-2		660		ρ.	
Reverse Transfer Capacitance	C _{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		115			
	100		Ch-2		305			
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 18.9 \text{ A}$	Ch-1		22.3	35		
Total Gate Charge	Q_g	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		60	110		
		Channel-1	Ch-1		10.5	16	-	
		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 18.9 \text{ A}$	Ch-2		29	51	nC	
Gate-Source Charge	Q_{gs}	-	Ch-1		5.1			
		Channel-2	Ch-2 Ch-1		10			
Gate-Drain Charge	Q_{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-2		2.8 9.5			
		+		0.3	1.6	3.2		
Gate Resistance	R_g	f = 1 MHz	Ch-1 Ch-2	0.3	0.6	1.2	Ω	

Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μs , duty cycle \leq 2 %.





SPECIFICATIONS ($T_J = 25 ^{\circ}C_s$	unless oth	nerwise noted)					
Parameter	Symbol Test Conditions				Тур.	Max.	Unit
Dynamic ^a							
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1		15	23	
	·u(011)	$V_{DD} = 15 \text{ V, } R_1 = 1.5 \Omega$	Ch-2		30	60	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_a = 1 \Omega$	Ch-1		18	30	
		G - 7 GEN - 7 g	Ch-2		35	70	
Turn-Off Delay Time	t _{d(off)}	Channel-2	Ch-1		15	23	
	, ,	$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-2		35	70	
Fall Time	t _f	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1 Ch-2		10	20 25	
			Ch-2		12	25 8	ns
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-2		12	25	
		$V_{DD} = 15 \text{ V}, R_{L} = 1.5 \Omega$	Ch-1		11	25	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		12	25	1
					18	30	ł
Turn-Off Delay Time	t _{d(off)}	Channel-2 $V_{DD} = 15 \text{ V}, R_{I} = 1.5 \Omega$	Ch-1 Ch-2		35	70	1
		$I_{D} \cong 10 \text{ A, } V_{GEN} = 10 \text{ V, } R_{q} = 1 \Omega$	Ch-1		8	16	
Fall Time	t _f	.D = 1071, *GEN = 10 *, * * * * * * * * * * * * * * * * * *	Ch-2		10	20	
Drain-Source Body Diode Characteristic	cs						
Continuous Source-Drain Diode Current	Is	T _C = 25 °C	Ch-1			40	
Continuous Source-Diam Diode Current	'5	16 - 25 0	Ch-2			40	Α
Pulse Diode Forward Current ^a	I _{SM}		Ch-1			70	
ruise Diode Forward Current	. SIVI		Ch-2			120	
Body Diode Voltage	V _{SD}	$I_{S} = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1		0.8	1.2	V
Body Blode Voltage	*50	$I_S = 10 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-2		0.8	1.2	V
Body Diode Reverse Recovery Time	t		Ch-1		17	30	ns
Body Blode Heverse Hecovery Time	t _{rr}	Ohamad 4	Ch-2		36	70	113
Body Diode Reverse Recovery Charge	Q _{rr}	Channel-1	Ch-1		10	20	nC
Ch-2			36	70			
Reverse Recovery Fall Time	t _a	Channel-2	Ch-1		10		
	*a	$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		20		ns
Reverse Recovery Rise Time	t _b		Ch-1		7		
, , , , , , , , , , , , , , , , , , ,	ž		Ch-2		16		

Notes:


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

Vishay Siliconix


CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




I_D - Drain Current (A) On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power




Vishay Siliconix




CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating*






Power, Junction-to-Case

Power, Junction-to-Ambient


^{*} The power dissipation PD is based on TJ(max) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

20


SiZ920DT

Vishay Siliconix


VISHAY.

55 °C


CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)









Transfer Characteristics




On-Resistance vs. Drain Current



Capacitance







On-Resistance vs. Junction Temperature




CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63916.




PowerPAIR® 6 x 5 Case Outline






TOP SIDE VIEW

BACK SIDE VIEW






		MILLIMETERS		INCHES					
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
Α	0.70	0.75	0.80	0.028	0.030	0.032			
A1	0.00	-	0.10	0.000	-	0.004			
A3		0.20 REF			0.008 REF				
b		0.51 BSC 0.020 BSC							
b1		0.25 BSC			0.010 BSC				
D	5.00 BSC 0.197 BSC								
D1	3.75	3.80	3.85	0.148	0.148 0.150				
Е		6.00 BSC			0.236 BSC				
E1	2.62	2.67	2.72	0.103	0.105	0.107			
E2	0.87	0.92	0.97	0.034	0.036	0.038			
е		1.27 BSC			0.005 BSC				
K		0.45 TYP.			0.018 TYP.				
K1		0.66 TYP.		0.026 TYP.					
L		0.43 BSC		0.017 BSC					
L3		0.23 BSC		0.009 BSC					
Z	0.34 BSC			0.013 BSC					

Revision: 07-Nov-11 Document Number: 63656



RECOMMENDED MINIMUM PAD FOR PowerPAIR® 6 x 5



Recommended Minimum Pad Dimensions in mm (inches)

Document Number: 67480 www.vishay.com Revision: 13-Jan-11



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.