

IS61C25616

ISSI®

256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 5V SUPPLY

ADVANCE INFORMATION
FEBRUARY 1999

FEATURES

- High-speed access time: 10, 12, and 15 ns
- CMOS low power operation
- TTL compatible interface levels
- Single 5V ± 10% power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- 2V data retention (optional)
- Available 44-pin TSOP (Type II) and 44-pin SOJ

DESCRIPTION


The ISSI IS61C25616 is a high-speed, 4,194,304-bit static RAM organized as 262,144 words by 16 bits. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IS61C25616 is packaged in the JEDEC standard 44-pin 400-mil SOJ and 44-pin TSOP Type II.


FUNCTIONAL BLOCK DIAGRAM



The specification contains ADVANCE INFORMATION. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1999, Integrated Silicon Solution, Inc.

PIN CONFIGURATIONS

44-Pin TSOP (Type II) and SOJ

**PIN DESCRIPTIONS**

A0-A17	Address Inputs	LB	Lower-byte Control (I/O0-I/O7)
I/O0-I/O15	Data Inputs/Outputs	UB	Upper-byte Control (I/O8-I/O15)
CE-bar	Chip Enable Input	NC	No Connection
OE-bar	Output Enable Input	Vcc	Power
WE-bar	Write Enable Input	GND	Ground

TRUTH TABLE

Mode	WE	CE	OE	LB	UB	I/O PIN		
						I/O0-I/O7	I/O8-I/O15	Vcc Current
Not Selected	X	H	X	X	X	High-Z	High-Z	lsb1, lsb2
Output Disabled	H	L	H	X	X	High-Z	High-Z	Icc
Read	X	L	X	H	H	High-Z	High-Z	
	H	L	L	L	H	Dout	High-Z	Icc
	H	L	L	L	L	High-Z	Dout	
Write	L	L	X	L	H	Din	High-Z	Icc
	L	L	X	H	L	High-Z	Din	
	L	L	X	L	L	Din	Din	

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{cc} +0.5	V
T _{BIAS}	Temperature Under Bias	-45 to +90	°C
V _{cc}	V _{cc} Related to GND	-0.3 to +4.0	V
T _{TG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{cc} = Min., I _{OH} = -4.0 mA	2.4	—	V
V _{OL}	Output LOW Voltage	V _{cc} = Min., I _{OL} = 8.0 mA	—	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{cc} + 0.3	V
V _{IL}	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{cc}	-1	1	μA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{cc} , Outputs Disabled	-1	1	μA

Notes:

1. V_{IL} (min.) = -2.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	-10		-12		-15		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
I _{CC1}	V _{cc} Dynamic Operating Supply Current	V _{cc} = 2.5V, I _{OUT} = 0 mA, f = f _{MAX}	Com.	—	215	—	200	—	180	mA
			Ind.	—	230	—	215	—	195	
I _{CC2}	V _{cc} Static Operating Supply Current	V _{cc} = Max., $\overline{CE} = V_{IL}$, I _{OUT} = 0 mA, f = 0	Com.	—	115	—	115	—	115	mA
			Ind.	—	130	—	130	—	130	
I _{SB1}	TTL Standby Current (TTL Inputs)	V _{cc} = Max., V _{IN} = V _{IH} or V _{IL} , $\overline{CE} \geq V_{IH}$, f = max.	Com.	—	55	—	50	—	45	mA
			Ind.	—	60	—	55	—	50	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{cc} = Max., $\overline{CE} \geq V_{cc} - 0.2V$, V _{IN} ≥ V _{cc} - 0.2V, or V _{IN} ≤ 0.2V, f = 0	Com.	—	10	—	10	—	10	mA
			Ind.	—	15	—	15	—	15	

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	8	pF

Note:

- Tested initially and after any design or process changes that may affect these parameters.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-10		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	10	—	12	—	15	—	ns
t _{AA}	Address Access Time	—	10	—	12	—	15	ns
t _{OHA}	Output Hold Time	3	—	3	—	3	—	ns
t _{ACE}	CE Access Time	—	10	—	12	—	15	ns
t _{DOE}	OE Access Time	—	4	—	5	—	7	ns
t _{HZOE} ⁽²⁾	OE to High-Z Output	—	4	—	5	0	6	ns
t _{LZOE} ⁽²⁾	OE to Low-Z Output	0	—	0	—	0	—	ns
t _{HZCE} ⁽²⁾	CE to High-Z Output	0	4	0	6	0	8	ns
t _{LZCE} ⁽²⁾	CE to Low-Z Output	3	—	3	—	3	—	ns
t _{BA}	LB, UB Access Time	—	3	—	4	—	5	ns
t _{HZB}	LB, UB to High-Z Output	0	3	0	4	0	5	ns
t _{LZB}	LB, UB to Low-Z Output	0	—	0	—	0	—	ns
t _{PU}	Power Up Time	0	—	0	—	0	—	ns
t _{PD}	Power Down Time	—	10	—	12	—	15	ns

Notes:

- Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 2.0V and output loading specified in Figure 1a.
- Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1






Figure 2

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)READ CYCLE NO. 2^(1,3)

Notes:

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transition.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

Symbol	Parameter	-10		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	10	—	12	—	15	—	ns
t _{SCE}	\overline{CE} to Write End	8	—	9	—	10	—	ns
t _{AW}	Address Setup Time to Write End	8	—	9	—	10	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	ns
t _{PWB}	\overline{LB} , \overline{UB} Valid to End of Write	8	—	9	—	10	—	ns
t _{BW}	Byte Write Valid	8	—	8	—	10	—	ns
t _{PWE1}	\overline{WE} Pulse Width	8	—	9	—	10	—	ns
t _{PWE2}	\overline{WE} Pulse Width ($\overline{OE} = \text{LOW}$)	10	—	12	—	12	—	ns
t _{SD}	Data Setup to Write End	5	—	6	—	7	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	ns
t _{HZWE⁽²⁾}	\overline{WE} LOW to High-Z Output	—	5	—	6	—	7	ns
t _{LZWE⁽²⁾}	\overline{WE} HIGH to Low-Z Output	3	—	3	—	3	—	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0.4 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS

WRITE CYCLE NO. 1 (\overline{WE} Controlled)^(1,2)



Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the \overline{CE} and \overline{WE} inputs and at least one of the \overline{LB} and \overline{UB} inputs being in the LOW state.
2. $WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE})$.

AC WAVEFORMS

WRITE CYCLE NO. 2 (\overline{CE} Controlled, \overline{OE} is HIGH or LOW)WRITE CYCLE NO. 3 (\overline{OE} is HIGH During Write Cycle)

AC WAVEFORMS

WRITE CYCLE NO. 4 (\overline{OE} is LOW During Write Cycle)WRITE CYCLE NO. 5 ($\overline{UB}, \overline{LB}$ Controlled)

ORDERING INFORMATION**Commercial Range: 0°C to +70°C**

Speed (ns)	Order Part No.	Package
10	IS61C25616-10T	Plastic TSOP
	IS61C25616-10K	400-mil Plastic SOJ
12	IS61C25616-12T	Plastic TSOP
	IS61C25616-12K	400-mil Plastic SOJ
15	IS61C25616-15T	Plastic TSOP
	IS61C25616-15K	400-mil Plastic SOJ

ORDERING INFORMATION**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
10	IS61C25616-10TI	Plastic TSOP
	IS61C25616-10KI	400-mil Plastic SOJ
12	IS61C25616-12TI	Plastic TSOP
	IS61C25616-12KI	400-mil Plastic SOJ
15	IS61C25616-15TI	Plastic TSOP
	IS61C25616-15KI	400-mil Plastic SOJ