LRS1329

Stacked Chip 16M Flash and 2M SRAM

(Model No.: LRS1329)

Spec No.: MFM2-J11601

Issue Date: June 10, 1999



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - · Audiovisual equipment
 - · Home appliances
 - · Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-sale operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - · Mainframe computers
 - · Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - · Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - · Aerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - · Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



Contents


1.	Description	2
2.	Pin Configuration · · · · · · · · · · · · · · · · · · ·	3
3.	Truth Table	4
4.	Block Diagram	4
5.	Command Definitions for Flash Memory	5
6.	Status Register Definition	6
7.	Memory Map for Flash Memory	7
8.	Absolute Maximum Ratings	8
9.	Recommended DC Operating Conditions	8
10.	Pin Capacitance	8
11.	DC Electrical Characteristics	9
12.	AC Electrical Characteristics (Flash Memory)	11
13.	AC Electrical Characteristics (SRAM) · · · · · · · · · · · · · · · · · · ·	18
14.	Data Retention Characteristics for SRAM · · · · · · · · · · · · · · · · · · ·	21
15.	Notes · · · · · · · · · · · · · · · · · · ·	22
16.	Flash Memory Data Protection · · · · · · · · · · · · · · · · · · ·	23
17.	Design Consideration · · · · · · · · · · · · · · · · · · ·	24

Part 1 Overview

1. Description The LRS1329 is a combination memory organized as 1M x16/2M x8 bit flash memory and 256K x8 bit static RAM in one package. Features 2.7 V to 3.6 V OPower supply -25 °C to +85 °C Operating temperature ONot designed or rated as radiation hardened O 72 pin CSP (LCSP072-P-0811) plastic package OFlash memory has P-type bulk silicon, and SRAM has P-type bulk silicon. Flash Memory · · · · 100 ns (Max.) OAccess Time Operating current (The current for $F-V_{\infty}$ pin) $\cdot \cdot \cdot \cdot 25$ mA (Max. t_{CYCLE} =200ns) Read · · · · 17 mA (Max.) Word/Byte write · · · · 17 mA (Max.) Block erase Obeep power down current (The current for F-V_{cc} pin) $\cdot \cdot \cdot 10$ μ A (Max. F- $\overline{\text{CE}} \ge \text{F-V}_{\text{cc}} \cdot 0.2\text{V}$, $F-\overline{RP} \leq 0.2V$, $F-V_{PP} \leq 0.2V$) Optimized Array Blocking Architecture Two 4K-word/8K-byte Boot Blocks/ Six 4K-word/8K-byte Parameter Blocks/ Thirty-one 32K-word/64K-byte Main Blocks/ Top Boot Location O Extended Cycling Capability 100,000 Block Erase Cycles O Enhanced Automated Suspend Options Word/Byte write Suspend to Read Block Erase Suspend to Word/Byte write Block Erase Suspend to Read SRAM 85 ns (Max.) OAccess Time 30 mA (Max.) Operating current ... 3 mA (Max. t_{RC} , $t_{WC}=1 \mu$ s) $\cdot \cdot \cdot \cdot 15 \mu A (Max.)$ OStandby current \cdots 15 μ A (Max.) OData retention current



2. Pin Configuration



Notes: All F-GND and S-GND pins must connect to GND. Two NC pins at the corner are connected. From T_1 to T_4 pins need to be open.

Pin	Description	
A ₀ to A ₁₆	Address Inputs (Common)	
F-A. ₁ , F-A ₁₇ to F-A ₁₈	Address Inputs (Flash) F-A.: Not used in x16 mode.	
S-A ₁₇	Address Input (SRAM)	
F-CE	Chip Enable (Flash)	
$S-\overline{CE}_1$, $S-CE_2$	Chip Enable (SRAM)	
F-WE	Write Enable (Flash)	£
S-WE	Write Enable (SRAM)	<u>.</u> :
F-OE	Output Enable (Flash)	1
S-OE	Output Enable (SRAM)	
F-RP	Reset/Deep Power Down (Flash)	
	Block erase and Word/Byte Write: V _{IH} or V _{HH}	
	Read: V _{IH} or V _{HM}	
	Deep Power Down: V _{IL}	
F-WP	Write Protect (Flash)	
	Two Boot Blocks Locked: V _{IL}	
	(With F-RP=V NH Erase/Write can operate to all block)	
F-BYTE	Byte Enable (Flash); x8 mode: V _{IL} , x16 mode: V _{IH}	
F-RY/BY	Ready/Busy (Flash)	
	During an Erase or Write operation: V_{0L}	
	Block Erase and Word/Byte Write Suspend: High-Z	
	Deep Power Down: V _{OH}	
DQ o to DQ 7	Data Input/Outputs(Common)	
F-DQ 8 to F-DQ 15	Data Inputs/Outputs(Flash); Not used in x8 mode.	
F-V _{cc}	Power Supply (Flash)	
S-V _{cc}	Power Supply (SRAM)	
F-V _{PP}	Write, Erase Power Supply (Flash)	
	Block Erase and Word/Byte Write: F-V _{PP} =V _{PPLX}	
	All Blocks Locked: F-V _{PP} < V _{PPLK}	
F-GND	GND (Flash)	
S-GND	GND (SRAM)	
NC NC	No Connect	
T_1 to T_4	Test pins (Should be open)	




Flash	SRAM	Note	F-CE	F-RP	F-OE	F-WE	S-CE1	S-CE ₂	S-OE	S-WE	F-BYTE	DQ o to DQ,	F-DQ ₈ to F-DQ	
Read	d				L	7.					H		UT High-Z	
Output Disable	Standby		L	Н	Н	H	1	* 7		X	H	Hi	gh - Z	
Write		*2, 3, 4			п	L					H	DIN	IN High-Z	
	Read	*6							L			DOUT		
Standby	Output Disable	* 6	H	H	x	x	L	H	н	H	х	High-Z	High-Z	
	Write	* 6								L		DIN		
	Read	* 6				х		Н	L	Н		DOUT		
Reset Power Down	Output Disable	* 6	х	L	x		L		Н	п	х	High-Z	High-Z	
	Write	* 6						,		L		DIN		
Standby	Standby -		* 6	н	Н		· ·				4	х	TT:	-L 7
Reset Power Down		*6	х	L	Х	X	*	7	Х	X	A	HII	gh - Z	

- Notes) *1. L= V_{1L} , H= V_{1H} , X=H or L . Refer to DC Characteristics.
 - *2. Command writes involving block erase or word/byte write are reliably executed when $F-V_{PP}=V_{PPH}$ and $F-V_{CC}=2.7V$ to 3.6V. Block erase or word/byte write with $V_{IH} < F-\overline{RP} < V_{HH}$ produce spurious results and should not be attempted.
 - *3. Refer Section 5. Flash Memory Comand Definition for valid DIN during a write operation.
 - *4. Never hold $F-\overline{0E}$ low and $F-\overline{WE}$ low at the same timing.
 - *5. F-A.1 set to V_{IL} or V_{IH} in byte mode $(F \cdot \overline{BYTE} = V_{IL})$.
 - *6. F-WP set to V_{IL} or V_{IR}
 - *7. See the following SRAM Standby mode.

SRAM Standby Mode

Mode	S-CE ₁	S-CE ₂
SRAM	Н	X
Standby	X	L

4. Block Diagram





5 Command Definitions for Flash Memory (*1)

				First Bus C	ycle	Seco	ond Bus Cy	rcle
Command	Bus Cycles Req'd.	Йotе	0per (*2)	Address (*3)	Data (*3)	Oper (*2)	Address (*3)	Data (*3)
Read Array/Reset	1		Write	XA	FFH			
Read Identifier Codes	≥2	*4	Write	XA	90H	Read	IA	ID
Read Status Register	2		Write	XA	70H	Read	XA	SRD
Clear Status Register	1		Write	XA	50H			
Block Erase	2	* 5	Write	ВА	20H	Write	BA	DOH
Word/Byte Write	2	*5	Write	₩A	40H or 10H	Write	₩A	WD
Block Erase and Word/Byte Write Suspend	1	* 5	Write	XA	ВОН			
Block Erase and Word/Byte Write Resume	1	* 5	Write	XA	DOH			

Note)

- *1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- *2. BUS operations are defined in 3. Truth Table.
- *3. XA=Any valid address within the device.

IA=Identifier Code Address.

BA=Address within the block being erased.

WA=Address of memory location to be written.

SRD=Data read from status register (See the next page"Status Register Definition").

WD=Data to be written at location WA. Data is latched on the rising edge of

F-WE or F-CE (whichever goes high first).

ID=Data read from identifier codes.

- *4. See the Following Identifier Codes.
- *5. See the following Write Protection Alternatives.

Identifier Codes

Codes	Address [A ₁₈ -A ₀]	Data [DQ ₇ -DQ ₀]
Manufacture Code	00000Н	ВОН
Device Code	00001H	4 8H

Write Protection Alternatives

Operation	F-V _{PP}	F-RP	F:WP	Effect
D	VIL	Х	Х	All Blocks Locked.
Block Erase		V _{IL}	Х	All Blocks Locked.
or Word/Byte Write	>V _{PPLK}	V	Х	All Blocks Unlocked.
Word/Byte Write	PPLK	V _{IH}	V _{IL}	2 Boot Blocks Locked.
		VIH	VIH	All Blocks Unlocks.

6. Status Register Definition

WSMS	ESS	E S	WBWS	VPPS	WBWSS	DPS	R
7	6	5	4	3	2	1	0

NOTES:

1 = Ready

0 = Busy

SR. 6 = ERASE SUSPEND STATUS (ESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = ERASE STATUS (ES)

1 = Error in Block Erasure

0 = Successful Block Erase

SR. 4 = WORD/BYTE WRITE STATUS (WBWS)

1 = Error in Word/Byte Write

0 = Successful Word/Byte Write

 $SR.3 = V_{PP} STATUS (VPPS)$

1 = F-V_{PP} Low Detect, Operation Abort

 $0 = F - V_{PP} OK$

S R. 2 = WORD/BYTE WRITE SUSPENDED STATUS (WBWSS)

1 = Word/Byte Write Suspended

0 = Word/Byte Write in Progress/Completed

SR.1= DEVICE PROTECT STATUS (DPS)

 $1 = F - \overline{WP}$ or $F - \overline{RP}$ Lock Detected, Operation Abort

0 = Unlock

S R O = RESERVED FOR FUTURE ENHANCEMENTS

(R)

SR. 7 = WRITE STATE MACHINE STATUS (WSMS) Check RY/BY or SR.7 to determine block erase or word/byte write completion. SR.6-0 are invalid while SR, 7="0".


> If both SR.5 and SR.4 are "1"s after a block erase attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of F-V_{PP} level. The WSM interrogates and indicates the $F-V_{PP}$ level only after Block Erase or Word/Byte Write command sequences. SR. 3 is not guaranteed to reports accurate feedback only when $F-V_{PP} \neq V_{PPH1/2}$.

The WSM interrogates the F-WP and F-RP only after Block Erase or Word/Byte Write command sequences. It informs the system, depending on the attempted operation, if the F-WP is not V_{IH} , $F - \overline{RP}$ is not V_{HH} .

SR.O is reserved for future use and should be masked out when polling the status register.







8. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
· Supply voltage (*1,2)	V _{cc}	-0.2 to +4.6	V
Input voltage (*1,3)	V _{IN}	-0.2 (*4) to Vcc+0.3	V
Operating temperature	Topr	-25 to +85	r
Storage temperature	T _{stg}	-65 to +125	r
F-V _{PP} voltage (*1)	F-V _{PP}	-0.2 (*4) to +14.0(*5)	V
F-RP voltage (*1)	F-RP	-0.5 (*4) to +14.0(*5)	V

Notes) *1. The maximum applicable voltage on any pins with respect to GND.

*2. Except F-V_{PP}

*3. Except F-RP.

*4. -2.0V undershoot is allowed when the pulse width is less than 20nsec.

*5. +14.0V overshoot is allowed when the pulse width is less than 20nsec.

9. Recommended DC Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{cc}	2.7	3.0	3.6	V
Input voltage	VIR	2.2		V _{cc} +0.3(*1)	V
	V _{IL}	-0.2 (*2)		0.8	V
	V _{IRI} (*3)	11.4		12.6	V

Notes) *1. V_{cc} is the lower one of S-V $_{cc}$ and F-V $_{cc}$.

*2. -2.0V undershoot is allowed when the pulse width is less than 20nsec.

*3. This voltage is applicable to $F-\overline{RP}$ Pin only.

10. Pin Capacitance

 $(T_a=25$ °C, f=1MHz)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	
Input capacitance	CIN	V _{IN} =OV			20	pF	*1
I/O capacitance	C _{1/0}	V _{1/0} =OV			22	pF	*1

Note) *1 Sampled but not 100% tested

11.DC Characteristics

DC Characteristics ($T_a = -25 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$, $V_{cc} = 2.7 \,^{\circ}\text{V}$ to $3.6 \,^{\circ}\text{V}$)

	Parameter	Symbol	Conditions		Min.	Typ. (*1)	Max.	Unit
Inp	ut leakage current(I _{LI})	I _{LI}	V _{IN} =V _{CC} or GND		-1.5		+1.5	μΑ
Outpu	it leakage current (I _{LO})	I _{LO}	V _{our} =V _{cc} or GND		-1.5		+1.5	μΑ
	V_{∞} Standby Current	I _{ccs} (*2, 7)	$F \cdot \overline{CE} = F \cdot \overline{RP} = F \cdot V_{cc}$ $F \cdot \overline{WP} = F \cdot V_{cc} \pm 0.2$ or $F \cdot GND \pm 0.2$			25	50	μΑ
			F-WP=V _{IH} or V _{IL}			0.2	2	πΑ
	Deep Power-Down Current	I _{CCD} (*7)	$F - \overline{RP} = F - GND \pm 0.2V$ $I_{OUT} (F - RY/\overline{BY}) = OmA$	•		5	10	μΑ
	V _{cc} Read Current		CMOS Input F-CE=F-GND, f=5MH	z, I _{ourr} =OmA			25	mA
		(*3, 4)	TTL Input F-CE=F-GND, f=5MH	z, I _{our} =OmA			30	m.A
	V _{cc} Word/Byte Write Current	I _{ccw}	F-V _{PP} =V _{PPH}				17	mA_
	V _∞ Block Erase Current	Icce	F-V _{PP} =V _{PPH}				17	mA.
	V _∞ Word/Byte Write Block Erase Suspend Current	I _{CCES}	F-CE=V _{IH}				6	mA
F-V _{PP}	V _{PP} Standby or	IPPS	$F - V_{pp} = F - V_{cc}$			±2	±15	μΑ
- 'PP	Read Current	I_{PPR}	F-V _{PP} > F-V _{CC}			10	200	μΑ
	V _{PP} Deep Power Down Current	I _{PPD}	F-RP=F-GND±0.2V			0.1	5	μΑ
	V _{PP} Word/Byte Write Current	IPPW	F-V _{PP} =V _{PPH}			12	40	mA
	V _{PP} Block Erase Current	I _{PPE}	F-V _{PP} =V _{PPH}			8	25	mA
	V _{PP} Word/Byte Write or Block Erase Suspend Current	I _{PP#S} I _{PPES}	F-V _{PP} =V _{PPH}			10	200	μΑ
s-V _{cc}	Standby Current	I _{SB}	$S \overline{-CE_1}$, $S - CE_2 \ge S - V_0$ or $S - CE_2 \le 0.2V$			·	15	μA
		I _{SB1}	S-CE ₁ =V _{IH} or S-CH	C ₂ =V _{IL}			3.0	mA
	Operation Current	I _{cc1}	$S - \overline{CE}_1 = V_{IL},$ $S - CE_2 = V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	t _{cycLE} =Min. I _{I/O} =OmA			30	mA
		I_{cc2}	S-CE ₁ =0.2V, S-CE ₂ =S-V _{CC} -0.2V V _{IN} =S-V _{CC} -0.2V or 0.2V	$t_{CYCLE}=1 \mu s$ $I_{I/0}=0mA$			3	mА



DC Characteristics (Contin	iue)	$(T_a = -25 \text{°C} \text{ to})$	+85℃	, V _{cc} =	2.7 V to	3.6 V
Parameter	Symbol	Test Conditions	Min.	Typ. (*1)	Max.	Unit
Input Low Voltage	V ₁₁		-0.2		0.8	V
Input High Voltage	VIH		2.2		$V_{cc} + 0.3$	V
Output Low Voltage	V _{0L} (*2)	$I_{OL} = 2.0 \text{ mA}$			0.4	V
Output High Voltage	V _{0H1} (*2)	I _{OH} = -1.0 mA	2.4			V
F-V _{PP} Lockout during Normal Operations	V _{PPLK} (*5)				1.5	V
F-V _{PP} Word/Byte Write or Block Erase Operations	V _{PPR}		2.7		3.6	V
F-V _{cc} Lockout Voltage	V _{LKO}		1.5		:	V
F-RP Unlock Voltage	V _{HH} (*6)	Unavailable F-WP	11.4		12.6	V

Notes)

- 1. Reference values at $V_{cc}=3.0V$ and $T_a=+25$ °C.
- 2. Includes F-RY/BY.
- 3. Automatic Power Savings (APS) for Flash Memory reduces typical I_{CCR} to 3mA at 2.7V V_{CC} in static operation.
- 4. CMOS inputs are either V_{CC} $\pm 0.2 V$ or GND±0.2V. TTL inputs are either V_{IL} or $V_{IH}.$
- 5. Block erases and word/byte writes are inhibited when $F \cdot V_{PP} \leq V_{PPLK}$ and not guaranteed in the range between V_{PPLK} (max) and V_{PPH} (min), and above V_{PPH} (max).
- 6. $F \overline{-RP}$ connection to a V_{HH} supply is allowed for a maximum cumulative period of 80 hours.
- 7. F-BYTE is $V_{cc}\pm0.2V$ in word mode and is GND $\pm0.2V$ in byte mode. F-WP is $V_{cc}\pm0.2V$ or GND $\pm0.2V$.



12. F	lash	memory	AC	Characteristi	ics
-------	------	--------	----	---------------	-----

AC Test Condtions

Input pulse level	0 V to 2.7 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.35 V
Output load	1TTL+C (30pF)

 $(T_a = -25\% to +85\%$, V_{cc} = 2.7V to 3.6V) Read Cycle Min. Max. Unit Parameter Sym. Read Cycle Time $t_{\rm AVAV}$ 100 ns 100 Address to Output Delay t_{avqv} ns 100 *] F-CE to Output Delay ns telov 10 F-RP High to Output Delay t_{PHQV} μS F-OE to Output Delay *1 45 ns t_{CLQV} F-CE to Output in Low Z t_{ELQX} 0 ns F-CE High to Output in High Z 45 t_{ehqz} ns F-OE to Output in Low Z t_{GLQX} ns 20 F-OE High to Output in High Z t_{chqz} ns Output Hold from Address, F.CE or F.OE Change, Whichever Occurs First 0 ns

Notes) *1. F-OE may be delayed up to telow-tology after the falling edge of F-OE without impact on telow

Write Cycle (F-WE Controlled) (*2)

F-BYTE and A₁ to Output Delay

F-BYTE Low to Output in High Z

F-CE to F-BYTE High Z or Low

 $(T_a = -25^{\circ}C \text{ to } +85^{\circ}C \text{ , } V_{cc} = 2.7 \text{V to } 3.6 \text{V})$

 t_{FVQV}

 t_{FLQZ}

t_{elfy}

90

30

5

ns

ns

Parameter	Sym.	Min.	Max.	Unit	
Write Cycle Time	t _{avav}	100		ns	
F-RP High Recovery to F-WE going to Low	t _{PHWL}	10		μs	
F-CE Setup to F-WE Going Low	t _{ELWL}	0		ns	
F-WE Pulse Width	t _{witht}	50		ns	
F-RP V _{MM} Setup to F-WE Going High	t _{PHHWH}	100		ns	
F-WP V _{IH} Setup to F-WE Going High	t _{shwh}	100		ns	
F-VPP Setup to F-WE Going High	t _{vp¶H}	100		ns	
Address Setup to F-WE Going High	t _{avwh}	50		ns	*3
Data Setup to F-WE Going High	t _{oveh}	50		ns	*3
Data Hold from F-WE High	t _{whDX}	0		ns	
Address Hold from F-WE High	twhax	0		ns	
F-CE Hold from F-WE High	twHEH	0		ns	
F-WE Pulse Width High	twnwl	30		ns	
F-WE High to F-RY/BY Going Low	tweet		100	ns	
Write Recovery before Read	twick	0		ns	
F-V _{PP} Hold from Valid SRD, F-RY/BY High Z	t _{ovvl}	0		ns	
F-RP V _{HH} Hold from Valid SRD, F-RY/BY High Z	t _{QVPH}	0		ns	
F-WP V _{IH} Hold from Valid SRD, F-RY/BY High	t _{qvsr}	0		ns	
F-BYTE Setup to F-WE Going High	t _{even}	50		ns	
F-BYTE Hold from F-WE High	tweev	100		ns	



Write Cycle (F-CE Controlled) (*2)	$(T_a = -25^\circ)$	C to +85°C	, v _{cc} =	2.7V to	3. 6V)
Parameter	Sym.	Min.	Max.	Unit	-
Write Cycle Time	t _{avav}	100		ns	
F-RP High Recovery to F-CE going to Low	t _{PHEL}	10		μS	
F-WE Setup to F-CE Going Low	twiel	0		ns	
F-CE Pulse Width	telen	70		ns	
F-RP V _{NH} Setup to F-CE Going High	t _{PHINEH}	100		ns	
F-WP V _{IH} Setup to F-CE Going High	t _{sheh}	100		ns	
F-VPP Setup to F-CE Going High	t _{vpEH}	100		ns	
Address Setup to F-CE Going High	t _{aveh}	50		ns	*3
Data Setup to F-CE Going High	t _{dveh}	50		ns	*3
Data Hold from F-CE High	t _{ehdx}	0		ns	
Address Hold from F-CE High	t _{ehax}	0		ns	
F-WE Hold from F-CE High	t _{ehwh}	0		ns	
F-CE Pulse Width High	t _{ehel}	25		ns	
F-CE High to F-RY/BY Going Low	t _{ehrl}		100	ns	
Write Recovery before Read	t _{engl}	0		ns	
F-V _{PP} Hold from Valid SRD, F-RY/BY High Z	t _{QVVL}	0		ns	
F-RP V _{MH} Hold from Valid SRD, F-RY/BY High Z	t _{QVPH}	0		ns	
F-WP V _{IH} Hold from Valid SRD, F-RY/BY High	t _{qvsL}	0		ns	
F-BYTE Setup to F-CE Going High	t _{even}	50		ns	
F-BYTE Hold from F-CE High	t _{ehfv}	100		ns	

Notes) *2. Read timing characteristics during block erase and word/byte write operations are the same as during read-only operations. Refer to AC Characteristics for Read Cycle.

*3. Refer to Section 5. Flash Memory Command Definition for valid AIN and DIN for block erase or word/byte write.



Block Erase and Word/Byte Write Performance


 $(T_a = -25\% \text{ to } +85\%, V_{cc} = 2.7 \text{ V to } 3.6 \text{ V})$

			$V_{pp} = 2$.7 V to	3.6 V	
Sym. Para		Parameter		Typ. (*4)	Max.	_Unit
t WHOVI	Word/Byte	32K-word Block		55		μs
t _{engv1}	Write Time	/64K-byte Block				
		4K-word Block		60		μs
		/8K-byte Block				
	Block Write Time (at word mode)	32K-word Blcok		1.8		s
		4K-word Block		0.3		
	Block Write	64K-byte Block		3.6		s
	Time (at byte mode)	8K-byte Block		0.6		-
t _{wiqv2}	Block Erase	32K-word Block		1.2		s
t _{enqv2}	Time	64K-byte Block				
		4K-word Block				s
		8K-byte Block				
t _{whrz1}	Word/Byte Write Susp	pend		7.5	8.6	μs
t _{enr21}	Latency Time to Read					·
tweez2	Erase Suspend Latency Time			19.3	23. 6	μs
t _{ehrz2}	to Read			10.0	20.0	•


Notes) *4. Reference values at $T_a = +25^{\circ}C$ and $V_{cc}=3.0V$, $V_{pp}=3.0V$.

^{*5.} Excludes system-lebel overhead.










- *1. V_{cc} Power-up and standby.
- *2. Write block erase or word/byte write setup.
- *3. Write block erase confirm or valid address and data.
- *4. Automated erase or program delay.
- *5. Read status register data.
- *6. Write Read Array command.





- *1. V_{CC} Power-up and standby.
- *2. Write block erase or word/byte write setup.
- *3. Write block erase confirm or valid address and data.
- *4. Automated erase or program delay.
- *5. Read status register data.
- *6. Write Read Array command.



Reset Operations (T _a = −25 ℃	to +85	5℃, V _{cc}	= 2.7V	to 3.6	v)
Parameter	Sym.	Min.	Max.	Unit	
F-RP Pulse Low Time (If F-RP is tied to Vcc, this specification is not applicable.)	t _{PLPH}	100		ns	
F-RP Low to Reset during Block Erase or Write	t _{PLRZ}		23. 6	μs	*1, 2
F-V _{cc} 2.7V to F-RP High	t _{vPH}	100		ns	* 3

Notes)*1. If F-RP is asserted while a block erase or word/byte write operation is not executing, the reset will complete with 100ns.

- *2. A reset time, t_{PHQV} is required from the later of F-RY/BY going High Z of F-RP going high until outputs are valid.
- *3. When the device power-up, holding $F-\overline{RP}$ low minimum 100ns is required after V_{cc} has been in predefined range and also has been in stable there.


AC Waveform for Reset Operation


F-RY/BY (R) V_{OL}

V_{IH}

V_{IL}

(A) Reset During Read Array Mode





*2 *2

SHARP

13. SRAM AC Electrical Characteristics

SRAM AC Test Conditions

Input pulse level	0.4 V to 2.2 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.5 V
Output load	1TTL+C _L (30pF) (*1)

Note) *1. Including scope and jig capacitance.

Read Cycle

 $(T_a = -25 \, \text{°C} \text{ to } +85 \, \text{°C}$, $V_{cc} = 2.7 \, \text{V to } 3.6 \, \text{V}$)

Parameter	Sym.	Min.	Max.	Unit	
Read Cycle Time	t _{RC}	85		ns	
Address access time	t _{AA}		85	ns	
Chip enable access time(S-CE ₁)	t _{ACE1}		85	ns	
(S-CE ₂)	t _{ACE2}		85	ns	
Output enable to output valid	t _{oE}		40	ns]
Output hold from address change	t _{oH}	10		ns	
$S \overline{-CE_1}$, $S \overline{-CE_2}$ Low $(S \overline{-CE_1})$	t _{LZ1}	10		ns	*
to output active (S–CE ₂)	t _{LZ2}	10		ns	*
S-OE Low to output active	toLZ	5		ns	*
$\overline{S-\overline{CE_1}}$, $S-\overline{CE_2}$ High to $\overline{(S-\overline{CE_1})}$	t _{HZ1}	-0	25	ns	*
output in High impedance (S-CE ₂)	t _{HZ2}	0	25	ns	*
S-OE High to output in High impedance	t _{oHZ}	0	25	ns	*


Write Cycle

 $(T_s = -25 \, \text{°C} \text{ to } +85 \, \text{°C}$, $V_{cc} = 2.7 \, \text{V to } 3.6 \, \text{V}$)


	•			
Parameter	Sym.	Min.	Max.	Unit
Write cycle time	twc	85		ns
Chip enable to end of write	t _{cv}	70		ns
Address valid to end of write	t _{AV}	70		ns
Address setup time	t _{AS}	0		ns
Write pulse width	twp	55		ns
Write recovery time	t _{we}	0		ns
Input data setup time	tow	35		ns
Input data hold time	t _{DH}	0		ns
S-WE High to output active	t _{ow}	5		ns
S-WE Low to output in High impedance	twz	0	25	ns

*2. Active output to High impedance and High impedance to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.









Notes)

*4. A write occurs during the overlap of a low S-CE₁, a high S-CE₂ and a low S-WE, A write begins at the latest transition among S-CE₁ going low, S-CE₂ going high and S-WE going low.

A write ends at the earliest transition among $S-\overline{CE}_1$ going high, $S-CE_2$ going low and $S-\overline{WE}$ going high. two is measured from the beginning of write to the end of write.

- *5. to is measured from the later of $S-\overline{CE_1}$ going low or $S-\overline{CE_2}$ going high to the end of write.
- *6. the is measured from the address valid to the beginning of write.
- *7. tm is measured from the end of write to the address change.
- *8. During this period, DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- *9. If $S \overline{-CE}_1$ goes low or $S \overline{-CE}_2$ goes high simultaneously with $S \overline{-WE}$ going low or after $S \overline{-WE}$ going low, the outputs remain in high impedance state.
- *10. If $S \overline{-CE_1}$ goes high or $S \overline{-CE_2}$ goes low simultaneously with $S \overline{-WE}$ going high or $S \overline{-WE}$ going high, the outputs remain in high impedance state.



14. SRAM Data Retention Characteristics


(T -	_25 %		105 %	١.
(1,=	-25 ℃	to	+85 ℃)

			\- <u>2</u>			- ,
Parameter	Sym.	Conditions	Min.	Typ. (*1)	Max.	Unit
Data Retention	V _{CCDR}	$S-CE_2 \leq 0.2V$ or				
Supply volotage		$S - \overline{CE_1} \ge V_{CCDR} - 0.2V$ (*2)	2.0		3.6	V
Data Retention	I_{CCDR}	V _{CCDR} =3V				
Supply current		S-CE ₂ ≤0.2V or				
		$S \cdot \overline{CE_1} \ge V_{CCDR} \cdot 0.2V (*2)$		0.2	15	μА
Chip enable						
setup time	$t_{\mathtt{CDR}}$		0			ns
Chip enable						
hold time	t _R		5_			ms


Notes) *1. Reference value at $T_a=25$ °C, S- $V_{cc}=3.0$ V.

*2. $S - \overline{CE}_1 \ge V_{cc} - 0.2V$, $S - \overline{CE}_2 \ge V_{cc} - 0.2V$ ($S - \overline{CE}_1$ controlled) or $S - \overline{CE}_2 \le 0.2V$ ($S - \overline{CE}_2$ controlled)

Data Retention timing chart (S-CE1 Controlled) (*3)



Data Retention timing chart (S-CE2 Controlled)



Note) *3. To control the data retention mode at $S-\overline{CE_1}$, fix the input level of $S-CE_2$ between V_{CCDR} and $V_{CCDR}-0.2V$ or OV or 0.2V and during the data retetion mode.



15. Notes

This product is a stacked CSP package that a 16M(x8/x16) bit Flash Memory and a 2M(x8) bit SRAM are assembled into.

Supply Power

Maximum difference (between F-V_{cc} and S-V_{cc}) of the voltage is less than 0.3V.

Power Supply and Chip Enable of Flash Memory and SRAM

 $S-\overline{CE}_1$ should not be LOW and $S-\overline{CE}_2$ should not be HIGH when $F-\overline{CE}$ is LOW simulataneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both $F-V_{cc}$ and $S-V_{cc}$ are needed to be applied by the recommended supply voltage at the same time except SRAM data retention mode.

Power UP Sequence

When turning on Flash memory power supply, keep $F - \overline{RP}$ LOW. After $F - V_{CC}$ reaches over 2.7V, keep $F - \overline{RP}$ LOW for more than 100nsec.

Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals $(F \cdot \overline{CE}, S \cdot \overline{CE}_1, S \cdot \overline{CE}_2)$.

16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto $\overline{F-WE}$ signal or power supply may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriting, systems operating with the flash memory should have the following write protect designs, as appropriate:

1) Protecting data in specific block

By setting a \overline{F} - \overline{WP} to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked.

System program, etc., can be locked by storing them in the boot block.

When a high voltage is applied to F-RP, overwrite operation is enabled for all blocks.

For further information on setting/resetting of block bit, and controlling of $F \overline{WP}$ and $F \overline{RP}$, refer to the specification. (See 5. Command Definitions P.5)

2) Data protection through Vpp

When the level of Vpp is lower than VPPLK (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.

For the lockout voltage, refer to the specification. (See Chapter 11. DC Characteristics P. 10)

Data protection during voltage transition

1) Data protection thorough F-RP

When the F-RP is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.

For the details of $F-\overline{RP}$ control, refer to the specification. (See chapter 12. Flash Memory AC Electrical Characteristics)



17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a 0.1μ F ceramic capacitor connected between its V_{cc} and GND and between its V_{pp} and GND. Low inductance capacitors should be placed as close as possible to package leads.

2. Vpp Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{PP} Power Supply trace. Use similar trace widths and layout considerations given to the V_{CC} power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprogramming "0" to the data which has been programed "1".

- · Program "0" for the bit in which you want to change data from "1" to "0".
- · Program "1" for the bit which has already been programmed "0".

For example, changing data from "1011110110111101" to "1010110110111100" requires "1110111111111110" programming.

4. Power Supply

Block erase, full chip erase, word/byte write and lock-bit configuration with an invalid V_{PP} (See 11. DC Characteristics) produce spurious results and should not be attempted. Device operations at invalid Vcc voltage (see 11. DC Characteristics) produce spurious results and should not be attempted.

