

# NJ88C28

## FREQUENCY SYNTHESISER (MICROPROCESSOR SERIAL INTERFACE) WITH NON-RESETTABLE COUNTERS

(Supersedes version in May 1992 Personal Communications IC Handbook)

The NJ88C28 is a synthesiser circuit fabricated on the GPS CMOS process and is capable of achieving high sideband attenuation and low noise performance. It contains a reference oscillator, 11-bit programmable reference divider, digital and sample-and-hold comparators, 10-bit programmable 'M' counter, 7-bit programmable 'A' counter and the necessary control and latch circuitry for accepting and latching the input data.

Data is presented serially under external control from a suitable microprocessor. Although 28 bits of data are initially required to program all counters, subsequent updating can be abbreviated to 17 bits, when only the 'A' and 'M' counters require changing.

The NJ88C28 is intended to be used in conjunction with a two-modulus prescaler such as the SP8715 series to produce a universal binary coded synthesiser for up to 1100MHz operation.

### FEATURES

- Low Power Consumption
- High Performance Sample and Hold Phase Detector
- Serial Input with Fast Update Feature
- 5V Operation
- Fast Lock Up Time
- SSOP Package Option




Fig.1 Pin connections - top view (not to scale)

### ABSOLUTE MAXIMUM RATINGS

Supply voltage, $V_{DD}-V_{SS}$	-0.75V to 7V
Input voltage	7V
Open drain output, pin 4	$V_{SS}-0.3V$ to $V_{DD}+0.3V$
All other pins	-55°C to +125°C
Storage temperature	

### ORDERING INFORMATION

- NJ88C28 IG MPES Miniature Plastic DIL Package
- NJ88C28 IG NPAS Shrunken Miniature Plastic DIL Package




Fig.2 block diagram (NP pinout shown in brackets)

■ 3768522 0022233 T37 ■

**ELECTRICAL CHARACTERISTICS**

These characteristics are guaranteed over the following conditions, unless otherwise stated:

$V_{DD}-V_{SS}=5V \pm 0.5V$ . Temperature range =  $-40^{\circ}C$  to  $+85^{\circ}C$

**DC Characteristics**

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Supply current		5.3	7.0	mA	$f_{OSC}, f_{FIN} = 10MHz$ $f_{OSC}, f_{FIN} = 4.096MHz$
		0.9	1.4	mA	
<b>Modulus Control Output (<math>\overline{MC}</math>)</b>					0 to 5V square wave
High level	4.6			V	
Low level					V
<b>Lock Detect Output (<math>\overline{LD}</math>)</b>					$I_{SOURCE} = 1mA$ $I_{SINK} = 1mA$
Low level			0.4	V	
Open drain pull-up voltage			0.4	V	$I_{SINK} = 4mA$
			7.0	V	
<b>PDB Output</b>					$I_{SOURCE} = 5mA$ $I_{SINK} = 5mA$
High level	4.6			V	
Low level				0.4	V
3-state leakage current			$\pm 100$	nA	

**AC Characteristics**

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
$F_{IN}$ and $\overline{OSC}$ IN input level	200			mV RMS	10MHz AC-coupled sinewave Input squarewave $V_{DD}$ to $V_{SS}$ . 25°C. See note 5.
Max. operating frequency, $F_{IN}$ and $\overline{OSC}$ IN inputs	20			MHz	
Propagation delay, clock to modulus control $\overline{MC}$		30	50	ns	See note 2
<b>Programming Inputs</b>					All timing periods are referenced to the negative transition of the clock waveform
Clock high time, $t_{CH}$	0.5			$\mu s$	
Clock low time, $t_{CL}$	0.5			$\mu s$	
Enable set-up time, $t_{ES}$	0.2		$t_{CH}$	$\mu s$	
Enable hold time, $t_{EH}$	0.2			$\mu s$	
Data set-up time, $t_{DS}$	0.2			$\mu s$	
Data hold time, $t_{DH}$	0.2			$\mu s$	
Clock rise and fall times			0.2	$\mu s$	
High level threshold			$V_{DD}-0.8$	V	
Low level threshold	0.8			V	
Hysteresis	1.0	2.0		V	
<b>Phase Detector</b>					See note 1
Positive going threshold, $V_{T+}$		$V_{DD}-1.25$		V	See note 1
Negative going threshold, $V_{T-}$		$V_{SS}+1.05$		V	See note 1
Digital phase detector propagation delay		500		ns	See note 1
RB current, $I_{RB}$	1		600	$\mu A$	See note 3
CAP/RB current gain, $\alpha$	6.9	7.8	9.0		Set by external conditions. Over RB current range.
Programming capacitor, CAP		53		pF	$C_{INT}$ plus packaging strays.
Output resistance, PDA, PDB		80		$\Omega$	

**NOTES**

- Data, Clock and Enable inputs are high impedance Schmitt buffers with typical thresholds of  $V_{SS}+0.8V$  and  $V_{DD}-0.8V$ . These inputs do not have pull-up resistors and are therefore not TTL compatible.
- All counters have outputs directly synchronous with their respective clock rising edges.
- The finite output resistance of the internal voltage follower and 'on' resistance of the sample switch driving this pin will add a finite time constant to the loop. An external 1nF hold capacitor will give a maximum time constant of 5 $\mu s$ , typically; 1 $\mu s$  for the sample and hold amplifier.
- The inputs to the device should be at logic '0' when power is applied if latch-up conditions are to be avoided. This includes the signal/osc. frequency inputs.
- The CAP reset device limits the minimum  $f_{IN}$  period due to its time constant formed by the CAP pin's capacitance value. A typical  $R_{DS(ON)}$  is about 1k $\Omega$ . Refer to AN112 for further details.

PIN DESCRIPTIONS

Pin no.		Name	Description
NP	MP		
1	1	PDA	Analog output from the sample and hold phase comparator for use as a 'fine' error signal. Voltage increases as $f_v$ (the output from the 'M' counter) phase lead increases; voltage decreases as $f_r$ (the output from the 'R' counter) phase lead increases. Output is linear over only a narrow phase window, determined by gain (programmed by RB). This pin is at $(V_{DD} - V_{SS})/2$ when the system is in lock, for an external loop filter amplifier biased to $(V_{DD} - V_{SS})/2$ . Ideally, $V_{BIAS}$ should be chosen such that the PDA window is centred between the thresholds, typically at $0.55(V_{DD} - V_{SS})$
2	2	PDB	Three-state output from the phase/frequency detector for use as a 'coarse' error signal. $f_v > f_r$ or $f_v$ leading: positive pulses with respect to the bias point $V_{BIAS}$ $f_v < f_r$ or $f_r$ leading: negative pulses with respect to the bias point $V_{BIAS}$ $f_v = f_r$ and phase error within PDA window: high impedance. (Minimum, $M = 3$ for correct function of PDB).
3	3	NC	Not connected..
4	4	$\overline{LD}$	An open-drain lock detect output at low level when phase error is within PDA window (in lock); high impedance at all other times.
5	5	$F_{IN}$	The input to the main counters. It is normally driven from a prescaler, which may be AC-coupled or, when a full logic swing is available, may be DC-coupled.
6	6	$V_{SS}$	Negative supply (ground).
7	7	$V_{DD}$	Positive supply.
8	8	NC	Not connected.
9,10	9,10	$\overline{OSC IN}$ / OSC OUT	These pins form an on-chip reference oscillator when a series resonant crystal is connected across them. Capacitors of appropriate value are also required between each end of the crystal and ground to provide the necessary additional phase shift. The addition of a 2.2k $\Omega$ resistor between pin 10 and the crystal will improve stability. An external reference signal may, alternatively, be applied to OSC IN. This may be a low-level signal, AC-coupled, or if a full logic swing is available it may be DC-coupled. The program range of the reference counter is 3 to 2047 in steps of 1, with the total division ratio being twice the programmed value i.e., 6 to 4094 in steps of 2.
11	11	NC	Not connected.
12	-	NC	Not connected.
13	12	DATA	Information on this input is transferred to the internal data latches during the appropriate data read time slot. DATA is high for a '1' and low for a '0'. There are three data words which control the NJ88C28; MSB is first in the order: 'A' (7 bits), 'M' (10 bits), 'R' (11 bits).
14	13	CLOCK	Data is clocked on the negative transition of the CLOCK waveform. If less than 28 negative clock transitions have been received when the ENABLE line goes low (i.e., only 'M' and 'A' will have been clocked in), then the 'R' counter latch will remain unchanged and only 'M' and 'A' will be transferred from the input shift register to the counter latches. If 28 negative transitions have been counted, then the 'R' counter will be loaded with the new data.
15	14	ENABLE	When ENABLE is low, the DATA and CLOCK inputs are disabled internally. As soon as ENABLE is high, the DATA and CLOCK inputs are enabled and data may be clocked into the device. The data is transferred from the input shift register to the counter latches on the negative transition of the ENABLE input and both inputs to the phase detector are synchronised to each other.
16	15	CAP	This pin allows an external capacitor to be connected in parallel with the internal ramp capacitor and allows further programming of the device. (This capacitor is connected from CAP to $V_{SS}$ ).
17	16	$\overline{MC}$	Modulus control output for controlling an external dual-modulus prescaler. $\overline{MC}$ will be low at the beginning of a count cycle and will remain low until the 'A' counter completes its cycle. $\overline{MC}$ then goes high and remains high until the 'M' counter completes its cycle, at which point both 'A' and 'M' counters are reset. This gives a total division ratio of $MP + A$ , where $P$ and $P + 1$ represent the dual-modulus prescaler values. The program range of the 'A' counter is 0-127 and therefore can control prescalers with a division ratio up to and including $+128/129$ . The programming range of the 'M' counter is 3-1023 but $M \geq 8$ for correct PDA operation and, for correct operation with a prescaler, $M \geq A$ . Where every possible channel is required, the minimum total division ratio $N$ should be: $N \geq P^2 - P$ , where $N = MP + A$ .
18	-	NC	Not connected

Continued...

3768522 0022235 80T

**PIN DESCRIPTIONS (continued)**

Pin no.		Name	Description
NP	MP		
19	17	RB	An external sample and hold phase comparator gain programming resistor should be connected between this pin and $V_{SS}$ . $I_{RB} < 600\mu A$ at $V_{DD} = 5V$ .
20	18	CH	An external hold capacitor should be connected between this pin and $V_{SS}$ .

**PROGRAMMING**

**Reference Divider Chain**

The comparison frequency depends upon the crystal oscillator frequency and the division ratio of the 'R' counter, which can be programmed in the range 3 to 2047, and a fixed divide by two stage.

$$R = \frac{f_{osc}}{2 \times f_{comp}}$$

where  $f_{osc}$  = oscillator frequency,  
 $f_{comp}$  = comparison frequency,  
 $R$  = 'R' counter ratio

For example, where the crystal frequency = 10MHz and a channel spacing comparison frequency of 12.5kHz is required,

$$R = \frac{10^7}{2 \times 12.5 \times 10^3} = 400$$

Thus, the 'R' register would be programmed to 400 expressed in binary. The total division ratio would then be  $2 \times 400 = 800$  since the total division ratio of the 'R' counter plus the  $\div 2$  stage is from 6 to 4094 in steps of 2.

**VCO Divider Chain**

The synthesised frequency of the voltage controlled oscillator (VCO) will depend on the division ratios of the 'M' and 'A' counters, the ratio of the external two-modulus prescaler ( $P/P+1$ ) and the comparison frequency.

The division ratio  $N = MP + A$ ,

where  $M$  is the ratio of the M counter in the range 3 to 1023 and  $A$  is the ratio of the 'A' counter in the range 1 to 127.

Note that  $M \geq A$  and

$$N = \frac{f_{vco}}{f_{comp}}$$

For example, if the desired VCO frequency = 275MHz, the comparison frequency is 12.5kHz and a two-modulus prescaler of  $\div 64/65$  is being used, then

$$N = \frac{275 \times 10^6}{12.5 \times 10^3} = 22 \times 10^3$$

Now,  $N = MP + A$ , which can be rearranged as  $N/P = M + A/P$ . In our example we have  $P = 64$ , therefore

$$\frac{22 \times 10^3}{64} = M + \frac{A}{64}$$

such that  $M = 343$  and  $A/64 = 0.75$ .

Now,  $M$  is programmed to the integer part = 343 and  $A$  is programmed to the fractional part  $\times 64$  i.e.,  $A = 0.75 \times 64 = 48$ . **NB** The minimum ratio  $N$  that can be used is  $P^2 - P$  (4032 in our example) for all contiguous channels to be available.

To check:  $N = 343 \times 64 + 48 = 22000$ , which is the required division ratio and is greater than 4032 ( $= P^2 - P$ ).

When re-programming, the counters are changed only at the zero state. There is no reset to zero, which means that the synthesiser loop lock up time will be variable with respect to the programming sequence timing. When only small changes in frequency are required, the NJ88C28 non-resettable synthesiser should achieve the shortest loop lock up times.




Fig. 3 Timing diagram showing timing periods required for correct operation




Fig. 4 Timing diagram showing programming details



# NJ88C28

## PROGRAMMING/POWER UP

All data and signal input pins should have no input applied to them prior to the application of  $V_{DD}$ , as otherwise latch-up may occur. When programming the device, DATA, ENABLE and CLOCK pins must not exceed  $V_{DD}$  as lock up times may be compromised. A suggested interface to prevent this situation is shown in Fig. 7.




Fig. 7 Suggested programming circuit

## LOOP EQUATIONS

$$\omega_0 = \left[ \frac{K_{VCO} K_{PD}}{N R C_2 C_3 R_3} \right]^{\frac{1}{3}}$$

$$\zeta = \left[ (K_{VCO} K_{PD} R_2) / \{ (N C_3 R_3 \omega_0^2) - 1 \} \right] / 2R$$

$$C_3 R_3 = [\omega_0 (2\zeta + R)]^{-1}$$

$$R_2 = \frac{N \omega_0 (1 + 2\zeta R)}{K_{VCO} K_{PD} (R + 2\zeta)}$$

$$C_2 = \frac{K_{VCO} K_{PD} (2\zeta + R)}{N R \omega_0^2}$$

where  $\omega_0$  = loop natural frequency

$\zeta$  = damping factor

$R$  = ratio of real pole to  $\omega_0$

$N = MP + A$

$K_{PD} = K_{PDA} / R_{1a}$

or  $K_{PD} = K_{PDB} / R_{1b}$

provided  $R_{1a} \gg R_{1b}$

$$PDA \text{ window} = \frac{V_{DD} - [(V_{T+}) + (V_{T-})] N f_{comp}}{2\pi K_{PDA}}$$

Further details are to be found in Application Note AN112.