

RRIS FSS9130D, FSS9130R

Radiation Hardened, SEGR Resistant P-Channel Power MOSFETs

June 1997

Features

- 6A, -100V, $r_{DS(ON)} = 0.660\Omega$
- Total Dose - Meets Pre-RAD Specifications to 100K RAD (Si)
- Safe Operating Area Curve for Single Event Effects Single Event
 - SEE Immunity for LET of 36MeV/mg/cm 2 with V_{DS} up to 80% of Rated Breakdown and V_{GS} of 10V Off-Bias
- · Dose Rate - Typically Survives 3E9 RAD (Si)/s at 80% BV_{DSS}
 - Typically Survives 2E12 if Current Limited to IDM
- Photo Current 1.5nA Per-RAD(Si)/s Typically
- Maintain Pre-RAD Specifications for 3E13 Neutrons/cm² Neutron
 - Usable to 3E14 Neutrons/cm²

Description

The Discrete Products Operation of Harris Semiconductor has developed a series of Radiation Hardened MOSFETs specifically designed for commercial and military space applications. Enhanced Power MOSFET immunity to Single Event Effects (SEE), Single Event Gate Rupture (SEGR) in particular, is combined with 100K RADS of total dose hardness to provide devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for military applications have not been sacrificed.

The Harris portfolio of SEGR resistant radiation hardened MOSFETs includes N-Channel and P-Channel devices in a variety of voltage, current and on-resistance ratings. Numerous packaging options are also available.


This MOSFET is an enhancement-mode silicon-gate power field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Reliability screening is available as either commercial, TXV equivalent of MIL-S-19500, or Space equivalent of MIL-S-19500. Contact Harris Semiconductor for any desired deviations from the data sheet.

FORMERLY AVAILABLE AS TYPE TA17736


Package

TO-257AA



CAUTION: Beryllia Warning per MIL-S-19500 refer to package specifications.

Symbol



Absolute Maximum Ratings T _C = 25°C, Unless Otherwise Specified		
	FSS9130D, FSS9130R	UNITS
Drain-Source Voltage	-100	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	-100	V
Continuous Drain Current		
$T_C = 25^{\circ}C$	6	Α
$T_{\rm C} = 100^{\rm o}{\rm C}$	4	Α
Pulsed Drain Current	18	Α
Gate-Source VoltageV _{GS}	±20	V
Maximum Power Dissipation		
$T_C = 25^{\circ}C$	50	W
$T_C = 100^{\circ}C$	20	W
Derated Above 25°C	0.40	W/°C
Single Pulsed Avalanche Current, L = 100μH, (See Test Figure)	18	Α
Continuous Source Current (Body Diode)	6	Α
Pulsed Source Current (Body Diode)	18	Α
Operating and Storage Temperature	-55 to 150	°C
Lead Temperature (During Soldering)	300	°C

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1997 173

File Number 4082.1

FSS9130D, FSS9130R

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST COM	IDITIONS	MIN	TYP	MAX	UNITS
Drain-Source Breakdown Voltage	BV _{DSS}	$I_D = 1mA$, $V_{GS} = 0V$		-100	-	-	٧
Gate Threshold Voltage		T _C = -55°C	-	-	-7.0	٧	
		I _D = 1mA	$T_C = 25^{\circ}C$	-2.0	-	-6.0	٧
			T _C = 125°C	-1.0	-	-	٧
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -80V, V _{GS} = 0V	$T_C = 25^{\circ}C$	-	-	25	μА
		$T_{\rm C} = 125^{\circ}{\rm C}$	T _C = 125°C	-	-	250	μА
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V	$T_C = 25^{\circ}C$	-	-	100	nA
			$T_{\rm C} = 125^{\rm o}{\rm C}$	-	-	200	nA
Drain-Source On-State Voltage	V _{DS(ON)}	$V_{GS} = -12V, I_D = 6A$		-	-	-4.16	٧
On Resistance	r _{DS(ON)12}	$I_{ON)12}$ $I_{D} = 4A,$ $V_{GS} = -12V$ $T_{C} = 25^{\circ}C$ $T_{C} = 125^{\circ}C$	T _C = 25°C	-	0.370	0.660	Ω
			-	-	1.089	Ω	
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = -50V, I_D = 6A,$		-	-	70	ns
Rise Time	t _r	$R_L = 8.3\Omega, V_{GS} = -1$ $R_{GS} = 7.5\Omega$	∠ v ,	-	-	160	ns
Turn-Off Delay Time	t _{d(OFF)}	1		-	-	110	ns
Fall Time	t _f	1		-	-	130	ns
Total Gate Charge	Q _{g(TOT)}	V_{GS} = 0V to -20V	V _{DD} = -50V,	-	-	62	пС
Gate Charge at 12V	Q _{g(12)}	V _{GS} = 0V to -12V	I _D = 6A	-	32	40	пС
Threshold Gate Charge	Q _{g(TH)}	V_{GS} = 0V to -2V	1	-	-	2.6	пС
Gate Charge Source	Q _{gs}		_	-	6.3	8.8	пС
Gate Charge Drain	Q _{gd}	1		-	13	18	пС
Plateau Voltage	V _(PLATEAU)	$I_D = 6A, V_{DS} = -15V$		-	-7	-	٧
Input Capacitance	C _{ISS}	V _{DS} = -25V, V _{GS} = 0	DV,	-	840	-	pF
Output Capacitance	C _{OSS}	f = 1MHz		-	300	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	75	-	pF
Thermal Resistance Junction to Case	R _{0JC}			-	-	2.5	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	60	°C/W

Source-Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V_{SD}	I _{SD} = 6A	-0.6	-	-1.8	٧
Reverse Recovery Time	t _{rr}	$I_{SD} = 6A$, $dI_{SD}/dt = 100A/\mu s$	-	-	190	ns

FSS9130D, FSS9130R

Electrical Specifications up to 100K RAD $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain-Source Breakdown Volts	(Note 3)	BV _{DSS}	$V_{GS} = 0$, $I_D = 1mA$	-100	-	٧
Gate-Source Threshold Volts	(Note 3)	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 1mA$	-2.0	-6.0	٧
Gate-Body Leakage	(Notes 2, 3)	I _{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	100	nA
Zero-Gate Leakage	(Note 3)	I _{DSS}	$V_{GS} = 0, V_{DS} = -80V$	-	25	μΑ
Drain-Source On-State Volts	(Notes 1, 3)	V _{DS(ON)}	$V_{GS} = -12V, I_D = 6A$	-	-4.16	٧
Drain-Source On Resistance	(Notes 1, 3)	r _{DS(ON)12}	$V_{GS} = -12V, I_D = 4A$	-	0.660	Ω

NOTES:

- 1. Pulse test, 300µs max.
- 2. Absolute value.
- 3. Insitu Gamma bias must be sampled for both $V_{GS} = -12V$, $V_{DS} = 0V$ and $V_{GS} = 0V$, $V_{DS} = 80\%$ BV_{DSS}.

Single Event Effects (SEB, SEGR) (Note 1)

		EN	VIRONMENT (NOTE	= 2)	APPLIED	(NOTE 3)	
TEST	SYMBOL	ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (μ)	V _{GS} BIAS (V)	MAXIMUM V _{DS} BIAS (V)	
Single Event Effects Safe Operating Area	SEESOA	Ni	26	43	20	-100	
		Br	37	36	10	-100	
		Br	37	36	15	-80	
		Br	37	36	20	-50	

NOTES:

- 1. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
- 2. Fluence = 1E5 ions/cm² (typical), T = 25°C.
- 3. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

Performance Curves




FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA




FIGURE 2. TYPICAL DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO I_{AS}

Performance Curves (Continued) $T_C = 25^{\circ}C$ 100 ID, DRAIN CURRENT (A) I_D, DRAIN (A) OPERATION IN THIS 100ms AREA MAY BE LIMITED BY r_{DS(ON)} 0.1 -50 50 -100 T_C, CASE TEMPERATURE (°C) V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V) FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs FIGURE 4. SAFE OPERATING CURVE **TEMPERATURE** PULSE DURATION = 250ms, V_{GS} = -12V, I_D = 4A 2.5 2.0 NORMALIZED r_{DS(ON)} -12V 1.5 1.0 $\mathbf{Q}_{\mathbf{G}\mathbf{D}}$ $\mathbf{v}_{\mathbf{G}}$ 0.5 0.0 -80 -40 CHARGE T_J, JUNCTION TEMPERATURE (°C) FIGURE 5. BASIC GATE CHARGE WAVEFORM FIGURE 6. NORMALIZED $r_{DS(ON)}$ vs JUNCTION TEMPERATURE 10 THERMAL RESPONSE (Z_{0JC}) NORMALIZED 0.2 0.1 0.1 0.05 0.01 NOTES: DUTY FACTOR: D = t₁/t₂ SINGLE PULSE t_2 PEAK $T_J = P_{DM} \times Z_{\theta JC} + T_C$ 0.001 10⁻⁴ 10⁻⁵ t, RECTANGULAR PULSE DURATION (s) FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

Performance Curves (Continued)




FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING

Test Circuits and Waveforms




FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 10. UNCLAMPED ENERGY WAVEFORMS




FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

FSS9130D, FSS9130R

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

$\textbf{Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent)} \ \textbf{T}_{C} = 25^{\circ} \text{C}, \ \textbf{Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate-Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V$	±20 (Note 1)	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80% Rated Value	±25 (Note 1)	μΑ
On Resistance	r _{DS(ON)}	T _C = 125°C at Rated I _D	±20% (Note 2)	Ω
Gate Threshold Voltage	V _{GS(TH)}	I _D = 1.0mA	±20% (Note 2)	٧

NOTES:

- 1. Or 100% of initial reading (whichever is greater).
- 2. Of initial reading.

Screening Information

TEST	JANTXV EQUIVALENT	JANS EQUIVALENT
Gate Stress	V _{GS} = -30V, t = 250μs	V _{GS} = -30V, t = 250μs
Pind	Optional	Required
PDA	10%	5%
Pre Burn-In Tests (Note 1)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B V _{GS} = 80% of Rated Value, T _A = 150°C, Time = 48 hours	MIL-STD-750, Method 1042, Condition B V_{GS} = 80% of Rated Value, T_A = 150°C, Time = 48 hours
Interim Electrical Tests (Note 1)	All Delta Parameters Listed in the Delta Tests and Limits Table	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A V _{DS} = 80% of Rated Value, T _A = 150°C, Time = 160 hours	MIL-STD-750, Method 1042, Condition A V_{DS} = 80% of Rated Value, T_A = 150°C, Time = 240 hours
Final Electrical Tests (Note 1)	MIL-S-19500, Group A, Subgroup 2	MIL-S-19500, Group A, Subgroups 2 and 3

NOTE:

Additional Screening Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA V _{DS} = -80V, t = 10ms		1.56	А
Unclamped Inductive Switching	I _{AS}	$V_{GS(PEAK)} = -15V, L = 0.1mH$	18	А
Thermal Response	ΔV_{SD}	$t_H = 100 \text{ms}; V_H = -25 \text{V}; I_H = 1 \text{A}$	90	mV
Thermal Impedance	ΔV_{SD}	$t_{H} = 500 \text{ms}; V_{H} = -25 \text{V}; I_{H} = 1 \text{A}$	125	mV

^{1.} Test limits are identical pre and post burn-in.

Rad Hard Data Packages - Harris Power Transistors

TXV Equivalent

- 1. Rad Hard TXV Equivalent Standard Data Package
 - A. Certificate of Compliance
 - B. Assembly Flow Chart
 - C. Preconditioning
 D. Group A
 E. Group B
 Attributes Data Sheet
 Attributes Data Sheet
 Attributes Data Sheet
 F. Group C
 Attributes Data Sheet
 - G. Group D Attributes Data Sheet

2. Rad Hard TXV Equivalent - Optional Data Package

- A. Certificate of Compliance
 - B. Assembly Flow Chart
 - C. Preconditioning Attributes Data Sheet
 - Precondition Lot Traveler
 - Pre and Post Burn-In Read and Record

Data


- D. Group A Attributes Data Sheet
 - Group A Lot Traveler
- E. Group B Attributes Data Sheet
 - Group B Lot Traveler
 - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3)
 Bond Strength Data (Subgroup B3)
 - Pre and Post High Temperature Operating
 - Life Read and Record Data (Subgroup B6)
- F. Group C Attributes Data Sheet
 - Group C Lot Traveler
 - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6)
 - Bond Strength Data (Subgroup C6)
- G. Group D Attributes Data Sheet
 - Group D Lot Traveler
 - Pre and Post RAD Read and Record Data

Class S - Equivalents

- 1. Rad Hard "S" Equivalent Standard Data Package
 - A. Certificate of Compliance
 - B. Serialization Records
 - C. Assembly Flow Chart
 - D. SEM Photos and Report
 - E. Preconditioning Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
 HTRB - Hi Temp Drain Stress Post
 - Reverse Bias Delta Data
 - F. Group A Attributes Data Sheet
 G. Group B Attributes Data Sheet
 H. Group C Attributes Data Sheet
 - I. Group D Attributes Data Sheet
- 2. Rad Hard Max. "S" Equivalent Optional Data Package
 - A. Certificate of Compliance
 - B. Serialization Records
 - C. Assembly Flow Chart
 - D. SEM Photos and Report
 - E. Preconditioning Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta DataHTRB - Hi Temp Drain Stress Post
 - Reverse Bias Delta Data
 X-Ray and X-Ray Report
 - F. Group A Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Subgroups A2, A3, A4, A5 and A7 Data
 - G. Group B Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Subgroups B1, B3, B4, B5 and B6 Data
 - H. Group C Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Subgroups C1, C2, C3 and C6 Data
 - I. Group D Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Pre and Post Radiation Data

TO-257AA

3 LEAD JEDEC TO-257AA HERMETIC METAL PACKAGE



	INC	HES	MILLIM	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.190	0.200	4.83	5.08	-	
A ₁	0.035	0.045	0.89	1.14	-	
Øb	0.025	0.035	0.64	0.88	2, 3	
Øb ₁	0.060	0.090	1.53	2.28	-	
D	0.645	0.665	16.39	16.89	-	
Е	0.410	0.420	10.42	10.66	-	
е	0.100	TYP	2.54 TYP		4	
e ₁	0.200	BSC	5.08 BSC		4	
H ₁	0.230	0.250	5.85	6.35	-	
J ₁	0.110	0.130	2.80	3.30	4	
L	0.600	0.650	15.24	16.51	-	
L ₁	-	0.035	-	0.88	-	
ØP	0.140	0.150	3.56	3.81	-	
Q	0.113	0.133	2.88	3.37	-	

NOTES:

- These dimensions are within allowable dimensions of Rev. B of JEDEC TO-257AA dated 9-88.
- 2. Add typically 0.002 inches (0.05mm) for solder coating.
- 3. Lead dimension (without solder).
- 4. Position of lead to be measured 0.150 inches (3.81mm) from bottom of dimension D.
- 5. Die to base BeO isolated, terminals to case ceramic isolated.
- 6. Controlling dimension: Inch.
- 7. Revision 1 dated 1-93.

WARNING!

BERYLLIA WARNING PER MIL-S-19500

Packages containing beryllium oxide (BeO) shall not be ground, machined, sandblasted, or subject to any mechanical operation which will produce dust containing any beryllium compound. Packages containing any beryllium compound shall not be subjected to any chemical process (etching, etc.) which will produce fumes containing beryllium or its compounds.

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

NORTH AMERICA

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747

(407) 729-4984 FAX: (407) 729-5321

EUROPE

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400

