



PA7572 PEEL Array™

Programmable Electrically Erasable Logic Array

Versatile Logic Array Architecture

- 24 I/Os, 14 inputs, 60 registers/latches
- Up to 72 logic cell output functions
- PLA structure with true product-term sharing
- Logic functions and registers can be I/O-buried

High-Speed Commercial and Industrial Versions

- As fast as 13ns/20ns (tpdi/tpdx), 66.6MHz (f_{MAX})
- Industrial grade available for 4.5 to 5.5V V_{CC} and -40 to +85 °C temperatures

Ideal for Combinatorial, Synchronous and Asynchronous Logic Applications

- Integration of multiple PLDs and random logic
- Buried counters, complex state-machines
- Comparators, decoders, other wide-gate functions

CMOS Electrically Erasable Technology

 Reprogrammable in 40-pin DIP, 44-pin PLCC and TQFP packages

Flexible Logic Cell

- Up to 3 output functions per logic cell
- D,T and JK registers with special features
- Independent or global clocks, resets, presets, clock polarity and output enables
- Sum-of-products logic for output enables

Development and Programmer Support

- ICT PLACE Development Software
- Fitters for ABEL, CUPL and other software
- Programming support by popular third-party programmers

General Description

The PA7572 is a member of the Programmable Electrically Erasable Logic (PEEL™) Array family based on Anachip's CMOS EEPROM technology. PEEL™ Arrays free designers from the limitations of ordinary PLDs by providing the architectural flexibility and speed needed for today's programmable logic designs. The PA7572 offers a versatile logic array architecture with 24 I/O pins, 14 input pins and 60 registers/latches (24 buried logic cells, 12 input registers/latches, 24 buried I/O registers/latches). Its logic array implements 100 sum-of-products logic functions divided into two groups each serving 12 logic cells. Each group shares half (60) of the 120 product-terms available.

The PA7572's logic and I/O cells (LCCs, IOCs) are extremely flexible with up to three output functions per cell (a total of 72 for all 24 logic cells). Cells are configurable as D, T, and JK registers with independent or global clocks, resets, presets, clock polarity, and other features, making the PA7572 suitable for a variety of combinatorial, synchronous and asynchronous logic applications. The PA7572 supports speeds as fast as 13ns/20ns (tpdi/tpdx) and 66.6MHz (f_{MAX}) at moderate power consumption 140mA (100mA typical). Packaging includes 40-pin DIP and 44-pin PLCC (see Figure 1). Anachip and popular third-party development tool manufacturers provide development and programming support for the PA7572.

Figure 1. Pin Configuration





Figure 2. Block Diagram



This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.





Inside the Logic Array

The heart of the PEEL™ Array architecture is based on a logic array structure similar to that of a PLA (programmable AND, programmable OR). The logic array implements all logic functions and provides interconnection and control of the cells. In the PA7572 PEEL™ Array, 62 inputs are available into the array from the I/O cells, inputs cells and input/global-clock pins.

All inputs provide both true and complement signals, which can be programmed to any product term in the array. The PA7572 PEEL™ Arrays contains 124 product terms. All product terms (with the exception of certain ones fed to the global cells) can be programmably connected to any of the sum-terms of the logic control cells (four sum-terms per logic control cell). Product-terms and sum-terms are also routed to the global cells for control purposes. Figure 3 shows a detailed view of the logic array structure.




Figure 3. PA7572 Logic Array

True Product-Term Sharing

The PEEL™ logic array provides several advantages over common PLD logic arrays. First, it allows for true product-term sharing, not simply product-term steering, as commonly found in other CPLDs. Product term sharing ensures that product-terms are used where they are needed and not left unutilized or duplicated. Secondly, the sum-of-

products functions provided to the logic cells can be used for clocks, resets, presets and output enables instead of just simple product-term control.

The PEEL™ logic array can also implement logic functions with many product terms within a single-level delay. For example a 16-bit comparator needs 32 shared product terms to implement 16 exclusive-OR functions. The PEEL™ logic array easily handles this in a single level delay. Other PLDs/CPLDs either run out of product-terms or require expanders or additional logic levels that often slow performance and skew timing.

Logic Control Cell (LCC)

Logic Control Cells (LCC) are used to allocate and control the logic functions created in the logic array. Each LCC has four primary inputs and three outputs. The inputs to each LCC are complete sum-of-product logic functions from the array, which can be used to implement combinatorial and sequential logic functions, and to control LCC registers and I/O cell output enables.




Figure 4. Logic Control Cell Block Diagram

As shown in Figure 4, the LCC is made up of three signal routing multiplexers and a versatile register with synchronous or asynchronous D, T, or JK registers (clocked-SR registers, which are a subset of JK, are also possible). See Figure 5. EEPROM memory cells are used for programming the desired configuration. Four sum-of-product logic functions (SUM terms A, B, C and D) are fed into each LCC from the logic array. Each SUM term can be selectively used for multiple functions as listed below.





Sum-A = D, T, J or Sum-A Sum-B = Preset, K or Sum-B Sum-C = Reset, Clock, Sum-C Sum-D = Clock, Output Enable, Sum-D




Figure 5. LCC Register Types


SUM-A can serve as the D, T, or J input of the register or a combinatorial path. SUM-B can serve as the K input, or the preset to the register, or a combinatorial path. SUM-C can be the clock, the reset to the register, or a combinatorial path. SUM-D can be the clock to the register, the output enable for the connected I/O cell, or an internal feedback node. Note that the sums controlling clocks, resets, presets and output enables are complete sum-of-product functions, not just product terms as with most other PLDs. This also means that any input or I/O pin can be used as a clock or other control function.

Several signals from the global cell are provided primarily for synchronous (global) register control. The global cell signals are routed to all LCCs. These signals include a high-speed clock of positive or negative polarity, global preset and reset, and a special register-type control that selectively allows dynamic switching of register type. This last feature is especially useful for saving product terms when implementing loadable counters and state machines by dynamically switching from D-type registers to load and T-type registers to count (see Figure 9).

Multiple Outputs Per Logic Cell

An important feature of the logic control cell is its capability to have multiple output functions per cell, each operating independently. As shown in Figure 4, two of the three outputs can select the Q output from the register or the

Sum A, B or C combinatorial paths. Thus, one LCC output can be registered, one combinatorial and the third, an output enable, or an additional buried logic function. The multifunction PEEL™ Array logic cells are equivalent to two or three macrocells of other PLDs, which have one output per cell. They also allow registers to be truly buried from I/O pins without limiting them to input-only (see Figure 8 & Figure 9).






Figure 6. Input and I/O Cell Block Diagrams




Figure 7. IOC/INC Register Configurations





Input Cells (INC)

Input cells (INC) are included on dedicated input pins. The block diagram of the INC is shown in Figure 6. Each INC consists of a multiplexer and a register/transparent latch, which can be clocked from various sources selected by the global cell (see Figure 7). The register is rising edge clocked. The latch is transparent when the clock is high and latched on the clock's falling edge. The register/ latch can also be bypassed for a non-registered input.

I/O Cell (IOC)

All PEEL™ Arrays have I/O cells (IOC) as shown above in Figure 6. Inputs to the IOCs can be fed from any of the LCCs in the array. Each IOC consists of routing and control multiplexers, an input register/transparent latch, a three-state buffer and an output polarity control. The register/latch can be clocked from a variety of sources determined by the global cell. It can also be bypassed for a non-registered input. The PA7572 allows the use of SUM-D as a feedback to the array when the I/O pin is a dedicated output. This allows for additional buried registers and logic paths. (See Figure 8 and Figure 9).




Figure 8. LCC & IOC With Two Outputs




Figure 9. LCC & IOC With Three Outputs

Global Cells

The global cells, shown in Figure 10, are used to direct global clock signals and/or control terms to the LCCs, IOCs and INCs. The global cells allow a clock to be selected from the CLK1 pin, CLK2 pin, or a product term from the logic array (PCLK). They also provide polarity control for INC and IOC clocks enabling rising or falling clock edges for input registers/latches. Note that each individual LCC clock has its own polarity control. The global cell for LCCs includes sum-of-products control terms for global reset and preset, and a fast product term control for LCC register-type, used to save product terms for loadable counters and state machines (see Figure 11). The PA7572 provides two global cells that divide the LCC and IOCs into groups, A and B. Half of the LCCs and IOCs use global cell A, half use global cell B. This means that two high-speed global clocks can be used among the LCCs.




Figure 10. Global Cells




Figure 11. Register Type Change Feature





PEEL™ Array Development Support

Development support for PEEL™ Arrays is provided by Anachip and manufacturers of popular development tools. Anachip offers the powerful PLACE Development Software (free to qualified PLD designers).

The PLACE software includes an architectural editor, logic compiler, waveform simulator, documentation utility and a programmer interface. The PLACE editor graphically illustrates and controls the PEEL™ Array's architecture, making the overall design easy to understand, while allowing the effectiveness of boolean logic equations, state machine design and truth table entry. The PLACE compiler performs logic transformation and reduction, making it possible to specify equations in almost any fashion and fit the most logic possible in every design. PLACE also provides a multi-level logic simulator allowing external and internal signals to be simulated and analyzed via a waveform display.(See Figure 12, Figure 13, Figure 14)




Figure 12. PLACE Architectural Editor

PEEL™ Array development is also supported by popular development tools, such as ABEL and CUPL, via ICT's PEEL™ Array fitters. A special smart translator utility adds the capability to directly convert JEDEC files for other devices into equivalent JEDEC files for pin-compatible PEEL™ Arrays.

Programming

PEEL™ Arrays are EE-reprogrammable in all package types, plastic-DIP, PLCC and SOIC. This makes them an ideal development vehicle for the lab. EE-reprogrammability is also useful for production, allowing

unexpected changes to be made quickly and without waste. Programming of PEEL™ Arrays is supported by many popular third party programmers.

Design Security and Signature Word

The PEEL™ Arrays provide a special EEPROM security bit that prevents unauthorized reading or copying of designs. Once set, the programmed bits of the PEEL™ Arrays cannot be accessed until the entire chip has been electrically erased. Another programming feature, signature word, allows a user-definable code to be programmed into the PEEL™ Array. The code can be read back even after the security bit has been set. The signature word can be used to identify the pattern programmed in the device or to record the design revision.




Figure 13. PLACE LCC and IOC Screen




Figure 14. PLACE Simulator Screen





This device has been designed and tested for the specified operating ranges. Improper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may cause permanent damage.

Table 1. Absolute Maximum Ratings

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply Voltage	Relative to Ground	-0.5 to + 7.0	V
V _I , V _O	Voltage Applied to Any Pin	Relative to Ground ¹	-0.5 to V _{CC} + 0.6	V
Io	Output Current	Per pin (I _{OL} , I _{OH})	±25	mA
T _{ST}	Storage Temperature		-65 to + 150	°C
T _{LT}	Lead Temperature	Soldering 10 seconds	+300	°C

Table 2. Operating Ranges

Symbol	Parameter	Conditions	Min	Max	Unit
W	Supply Voltage —	Commercial	4.75	5.25	V
V _{cc}		Industrial	4.5	5.5	
т	Ambient Temperature	Commercial	0	+70	°C
IA		Industrial	-40	+85	
T _R	Clock Rise Time	See Note 2		20	ns
T _F	Clock Fall Time	See Note 2		20	ns
T _{RVCC}	V _{CC} Rise Time	See Note 2		250	ms

Table 3. D.C. Electrical Characteristics

Over the Operating Range

Symbol	Parameter	Conditions		Min	Max	Unit	
V _{OH}	Output HIGH Voltage - TTL	V _{CC} = Min, I _{OH} = -4.0mA		2.4		٧	
V _{OHC}	Output HIGH Voltage - CMOS	V _{CC} = Min, I _{OH} = -10μA		V _{CC} - 0.3		V	
V _{OL}	Output LOW Voltage - TTL	V _{CC} = Min, I _{OL} = 16mA			0.5	V	
V _{OLC}	Output LOW Voltage - CMOS	V_{CC} = Min, I_{OL} = -10 μ A			0.15	V	
V _{IH}	Input HIGH Level			2.0	V _{CC} + 0.3	V	
V _{IL}	Input LOW Level			-0.3	0.8	V	
I _{IL}	Input Leakage Current	V_{CC} = Max, GND $\leq V_{IN} \leq V_{CC}$			±10	μΑ	
I _{OZ}	Output Leakage Current	I/O = High-Z, GND ≤V _O ≤V _{CC}			±10	μΑ	
I _{sc}	Output Short Circuit Current ⁴	V _{CC} = 5V, V _O = 0.5V, TA= 25°C		-30	-120	mA	
I _{cc} ¹¹	V Current	$V_{IN} = 0V \text{ or } V_{CC}^{3,11}$ $V_{CC} = 25MHz$	$V_{IN} = 0V \text{ or } V_{CC}^{3,11}$ f = 25MHz	-20	50 (typ.) ¹⁸	75	mA
ICC	V _{CC} Current	All outputs disabled ⁴ I-20		3σ (typ.)	85	l IIIA	
C _{IN} ⁷	Input Capacitance⁵	T _A = 25°C, V _{CC} = 5.0V @ f = 1 MHz			6	pF	
C _{OUT} ⁷	Output Capacitance⁵				12	pF	





Table 4. A.C Electrical Characteristics Combinatorial

Over the Operating Range

Symbol	Parameter ^{6,12}		-20/1-20	
Symbol	Parameter	Min	Max	Unit
t _{PDI}	Propagation delay Internal (t _{AL} + t _{LC})		13	ns
t _{PDX}	Propagation delay External (t _{IA} + t _{AL} +t _{LC} + t _{LO})		20	ns
t _{IA}	Input or I/O pin to array input		2	ns
t _{AL}	Array input to LCC		12	ns
t _{LC}	LCC input to LCC output ¹⁰		1	ns
t _{LO}	LCC output to output pin		5	ns
t _{OD} , t _{OE}	Output Disable, Enable from LCC output ⁷		5	ns
tox	Output Disable, Enable from input pin ⁷		20	ns

This device has been designed and tested for the recommended operating conditions. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may cause permanent damage

Figure 15. Combinatorial Timing - Waveforms and Block Diagram









Table 5. A.C. Electrical Characteristics Sequential

Symbol	Parameter ^{6,1}	-20/	-20/I-20	
		Min	Max	Unit
tscı	Internal set-up to system clock ⁸ - LCC ¹⁴ $(t_{AL} + t_{SK} + t_{LC} - t_{CK})$	8		ns
t _{SCX}	Input ¹⁶ (EXT.) set-up to system clock, - LCC (t _{IA} + t _{SCI})	10		ns
t _{COI}	System-clock to Array Int LCC/IOC/INC ¹⁴ (t _{CK} +t _{LC})		7	ns
t _{cox}	System-clock to Output Ext LCC (t _{COI} + t _{LO})		12	ns
t _{HX}	Input hold time from system clock - LCC	0		ns
t _{SK}	LCC Input set-up to async. clock ¹³ - LCC	1		ns
t _{AK}	Clock at LCC or IOC - LCC output	1		ns
t _{HK}	LCC input hold time from system clock - LCC	4		ns
t _{SI}	Input set-up to system clock - IOC/INC ¹⁴ (t _{SK} - t _{CK})	0		ns
t _{HI}	Input hold time from system clock - IOC/INC (t _{SK} - t _{CK})	5		ns
t _{PK}	Array input to IOC PCLK clock		9	ns
t _{SPI}	Input set-up to PCLK clock ¹⁷ - IOC/INC (t _{SK} -t _{PK} -t _{IA})	0		ns
t _{HPI}	Input hold from PCLK clock ¹⁷ - IOC/INC (t _{PK} +t _{IA} -t _{SK})	10		ns
t _{SD}	Input set-up to system clock - IOC/INC Sum-D $(t_{IA} + t_{AL} + t_{LC} + t_{SK} - t_{CK})$	10		ns
t _{HD}	Input hold time from system clock - IOC Sum-D	0		ns
t _{SDP}	Input set-up to PCLK clock - IOC Sum-D ¹⁵ $(t_{IA} + t_{AL} + t_{LC} + t_{SK} - t_{PK})$	7		ns
t _{HDP}	Input hold time from PCLK clock - IOC Sum-D	0		ns
tck	System-clock delay to LCC/IOC/INC		6	ns
t _{CW}	System-clock low or high pulse width	7		ns
f _{MAX1}	Max. system-clock frequency Int/Int $1/(t_{SCI} + t_{COI})$		66.6	MHz
f _{MAX2}	Max. system-clock frequency Ext/Int $1/(t_{SCX} + t_{COI})$		58.8	MHz
f _{MAX3}	Max. system-clock frequency Int/Ext $1/(t_{SCI} + t_{COX})$		50.0	MHz
f _{MAX4}	Max. system-clock frequency Ext/Ext 1/(t _{SCX} + t _{COX})		45.4	MHz
f_{TGL}	Max. system-clock toggle frequency 1/(t _{CW} + t _{CW}) ⁹		71.4	MHz
t _{PR}	LCC presents/reset to LCC output		1	ns
tsT	Input to Global Cell present/reset (t _{IA} + t _{AL} + t _{PR})		15	ns
t _{AW}	Asynch. preset/reset pulse width	8		ns
t _{RT}	Input to LCC Reg-Type (RT)		8	ns
t _{RTV}	LCC Reg-Type to LCC output register change		1	ns
trtc	Input to Global Cell register-type change (t _{RT} + t _{RTV})		9	ns
t _{RW}	Asynch. Reg-Type pulse width	10		ns
t _{RESET}	Power-on reset time for registers in clear state ²		5	μs





Figure 16. Sequential Timing – Waveforms and Block Diagram



Notes

- Minimum DC input is -0.5V, however inputs may under-shoot to -2.0V for periods less than 20ns.
- 2.Test points for Clock and Vcc in $t_{\text{R}}, t_{\text{F}}, t_{\text{CL}}, t_{\text{CH}}$, and t_{RESET} are referenced at 10% and 90% levels.
- 3. I/O pins are 0V or Vcc.
- 4. Test one output at a time for a duration of less than 1 sec.
- 5. Capacitances are tested on a sample basis.
- Test conditions assume: signal transition times of 5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified).
- toE is measured from input transition to V_{REF} ±0.1V (See test loads at end of Section 6 for V_{REF} value). toD is measured from input transition to V_{OH} -0.1V or V_{OL} +0.1V.
- DIP: "System-clock" refers to pin 1/21 high speed clocks. PLCC: "System-clock" refers to pin 2/24 high speed clocks.
- 9. For T or JK registers in toggle (divide by 2) operation only.
- 10. For combinatorial and async-clock to LCC output delay.
- 11. ICC for a typical application: This parameter is tested with the device programmed as a 10-bit D-type counter.
- 12. Test loads are specified in Section 5 of this Data Book.

- 13. "Async. Clock" refers to the clock from the Sum term (OR gate).
- 14. The "LCC" term indicates that the timing parameter is applied to the LCC register. The "LCC/IOC" term indicates that the timing parameter is applied to both the LCC and IOC registers. The "LCC/IOC/INC" term indicates that the timing parameter is applied to the LCC, IOC, and INC registers.
- 15. This refers to the Sum-D gate routed to the IOC register for an additional buried register.
- 16. The term "input" without any reference to another term refers to an (external) input pin.
- 17. The parameter t_{SPI} indicates that the PCLK signal to the IOC register is always slower than the data from the pin or input by the absolute value of (t_{SK} -t_{PK} -t_{IA}). This means that no set-up time for the data from the pin or input is required, i.e. the external data and clock can be sent to the device simultaneously. Additionally, the data from the pin must remain stable for t_{HPI} time, i.e. to wait for the PCLK signal to arrive at the IOC register.
- 18. Typical (typ) ICC is measured at T_A = 25° C, freq = 25MHZ, V_{CC} = 5V






Table 6. Ordering Information

Part Number	Speed	Temperature	Package
PA7572P-20 (L)			P40
PA7572F-20 (L)	13/20ns	С	F44
PA7572J-20 (L)			J44
PA7572PI-20 (L)			P40
PA7572FI-20 (L)	13/20ns	I	F44
PA7572JI-20 (L)			J44

Figure 17. Part Number



Temperature Range

(Blank) = Commercial 0 to 70°C I = Industrial -40 to +85°C

Anachip Corp. Head Office, 2F, No. 24-2, Industry E. Rd. IV, Science-Based Industrial Park, Hsinchu, 300, Taiwan

Tel: +886-3-5678234 Fax: +886-3-5678368

Email: sales_usa@anachip.com
Website: http://www.anachip.com

Anachip USA 780 Montague Expressway, #201 San Jose, CA 95131

Tel: (408) 321-9600 Fax: (408) 321-9696

©2004 Anachip Corp.

Anachip reserves the right to make changes in specifications at any time and without notice. The information furnished by Anachip in this publication is believed to be accurate and reliable. However, there is no responsibility assumed by Anachip for its use nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Anachip. Anachip's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [©] or [™] are registered trademarks and trademarks of Anachip Corp.