

Revision History

Revision 0.1 (Aug. 2011)

- First release.

Aug. 2011 1/20 <u>www.eorex.com</u>

256Mb (8M×4Bank×8) Synchronous DRAM

Features

- Fully Synchronous to Positive Clock Edge
- Single 3.3V ±0.3V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8 or Full Page
- Programmable CAS Latency (C/L) 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
 - Sequential (B/L = 1/2/4/8/full Page)
 - Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms

Description

The EM48BM0884VTA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 8Meg words x 4 banks by 8 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 256Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.


Available packages: TSOPII 54P 400mil.

Ordering Information

Part No	Organization	Max. Freq	Package	Grade	Pb
EM48BM0884VTA-6F	32M X 8	166MHz @CL3	54pin TSOP(II)	Commercial	Free
EM48BM0884VTA-7F	32M X 8	143MHz @CL3	54pin TSOP(II)	Commercial	Free

Aug. 2011 2/20 www.eorex.com


Parts Naming Rules



^{*} EOREX reserves the right to change products or specification without notice.

Aug. 2011 3/20 <u>www.eorex.com</u>

Pin Assignment



54pin TSOP-II



Pin Description (Simplified)

Pin	Name	Function
38	CLK	(System Clock) Master clock input (Active on the positive rising edge)
19	/CS	(Chip Select) Selects chip when active
37	CKE	(Clock Enable) Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
23~26, 22, 29~36	A0~A12	(Address) Row address (A0 to A12) is determined by A0 to A12 level at the bank active command cycle CLK rising edge. CA (CA0 to CA9) is determined by A0 to A9 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.
20, 21	BA0, BA1	(Bank Address) Selects which bank is to be active.
18	/RAS	(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
17	/CAS	(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
16	/WE	(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
39	DQM	(Data Input/Output Mask) DQM controls I/O buffers.
2, 5, 8, 11, 44, 47, 50, 53	DQ0~DQ7	(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.
1,14,27/ 28,41,54	V _{DD} /V _{SS}	(Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.
3, 9, 43, 49/ 6, 12, 46, 52	V_{DDQ}/V_{SSQ}	(Power Supply/Ground) V_{DDQ} and V_{SSQ} are power supply pins for the output buffers.
4, 7, 10, 13, 15, 40, 42, 45, 48, 51	NC	(No Connection) This pin is recommended to be left No Connection on the device.

Aug. 2011 5/20 <u>www.eorex.com</u>



Absolute Maximum Rating

Symbol	Item	Rat	Units		
V _{IN} , V _{OUT}	Input, Output Voltage	-0.1 ~	-0.1 ~ +4.6		
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.1 ~ +4.6 V		V	
T _{OP}	Operating Temperature Range	Commercial	Commercial 0 ~ +70		
T _{STG}	Storage Temperature Range	-55 ~	°C		
P _D	Power Dissipation	1	W		
I _{os}	Short Circuit Current	5	0	mA	

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance

 $(V_{CC}=3.3V, f=1MHz, T_A=25^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Units
C _{CLK}	Clock Capacitance	2	-	3.5	pF
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	2	-	3.5	pF
Co	Input/Output Capacitance	3.5	=	5.5	pF

Recommended DC Operating Conditions

 $(V_{DD}=3.3V\pm0.3V)$

Symbol	Parameter	Min.	Тур.	Max.	Units
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V _{IH}	Input Logic High Voltage	2.0	-	V _{CC} +0.3	V
V_{IL}	Input Logic Low Voltage	-0.3	-	0.8	V

Note: * All voltages referred to V_{SS}.

* VIH may overshoot to VCC + 2.0 V for pulse width of < 4ns with 3.3V. VIL may undershoot to -2.0V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Aug. 2011 6/20 <u>www.eorex.com</u>



Recommended DC Operating Conditions

 $(V_{DD}=3.3V\pm0.3V)$

Symbol	Parameter	Test Conditions	Ma	Units	
Cymbol	T didiffocol	1000 Containone	-6		
I _{CC1}	Operating Current (Note 1)	Burst length=1, one bank t _{RC} ≥t _{RC} (min.), I _{OL} =0mA, One bank active	105	105	mA
I _{CC2P}	Precharge Standby Current in	$CKE \le V_{IL}(max.), t_{CK}=min.$	12	12	mA
I _{CC2PS}	Power Down Mode	CKE \leq V _{IL} (max.), t _{CK} = ∞	5	5	mA
I _{CC2N}	Precharge Standby Current in	t _{CK} =min.	40	40	mA
I _{CC2NS}	Non-power Down Mode CKE≥V _{IL} (min.), /CS=V _{IH}	t _{CK} = ∞	30	30	mA
I _{CC3P}	No Operating Current t _{CK} =min. /CS=V _{IH(min.)}	CKE≤V _{IL} (max.), power down mode	35	35	mA
I _{CC3N}	4banks active	CKE≥V _{IL} (min.)	65	65	mA
I _{CC4}	Operating Current (Burst Mode) (Note 2)	t _{CCD} ≥2CLKs, I _{OL} =0mA	105	100	mA
I _{CC5}	Auto Refresh Current (Note 3)	t _{CK} =min.	150	140	mA
I _{CC6}	Self Refresh Current, CKE≤0.2V	Standard	6	6	mA

^{*}All voltages referenced to V_{SS} .

Note 1: I_{CC1} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)

Note 2: I_{CC4} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)

Note 3: Input signals are changed only one time during t_{CK} (min.)


Recommended DC Operating Conditions (Continued)

 $(V_{DD}=3.3V\pm0.3V)$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I _{IL}	Input Leakage Current	o≤V _I ≤V _{DDQ} , V _{DDQ} =V _{DD} All other pins not under test=0V		1	+10	uA
I _{OL}	Output Leakage Current	$0 \le V_O \le V_{DDQ}$, D_{OUT} is disabled	-10	-	+10	uA
V _{OH}	High Level Output Voltage	I _O =-0.1mA	2.4	-	-	V
V _{OL}	Low Level Output Voltage	I _O =+0.1mA	_	-	0.4	V

Aug. 2011 7/20 <u>www.eorex.com</u>

Block Diagram






AC Operating Test Conditions

 $(V_{DD}=3.3V\pm0.3V)$

Item	Conditions		
Output Reference Level	1.4V/1.4V		
Output Load	See diagram as below		
Input Signal Level	2.4V/0.4V		
Transition Time of Input Signals	1ns		
Input Reference Level	1.4V		



AC Operating Test Characteristics

 $(V_{DD}=3.3V\pm0.3V)$

Symbol	Parameter	Parameter -				-7		
Symbol	i arameter					Max.	Units	
t _{CK}	Clock Cycle Time	CL=3	6	-	7	-	ns	
t _{AC}	Access Time form CLK	CL=3	-	5.4	-	5.4	ns	
t _{CH}	CLK High Level Width		2.5	-	2.5	-	ns	
t _{CL}	CLK Low Level Width		2.5	-	2.5	-	ns	
t _{OH}	Data-out Hold Time	Data-out Hold Time CL=3				-	ns	
t_{HZ}	Data-out High Impedance	-	5.4	-	5.4	ns		
t_{LZ}	Data-out Low Impedance Tim	ie	1	-	1	-	ns	
t _{IH}	Input Hold Time		1	-	1	-	ns	
t _{IS}	Input Setup Time		1.5	-	1.5	-	ns	
t_{DQZ}	DQM Data Out Disable Laten	су	-	2	-	2	t _{CK}	
t _{MRD}	Mode Register Set Cycle Tim	2	-	2	-	t _{CK}		
t _{SB}	Power Down Mode Entry Tim	0	7	0	7	ns		
t _{DS}	Data-in Set-up Time	1.5	-	1.5	-	ns		
t _{DH}	Data-in Hold Time		1	-	1	-	ns	

 $^{^{\}star}$ All voltages referenced to V_{SS} .

Note 5: t_{HZ} defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.

Aug. 2011 9/20 <u>www.eorex.com</u>



AC Operating Test Characteristics (Continued)

 $(V_{DD}=3.3V\pm0.3V)$

Cymbol	Doromotor	-6		-7		Units	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
t _{RC}	ACTIVE to ACTIVE Command (Note 6)	d Period	60	-	63	-	ns
t _{RAS}	ACTIVE to PRECHARGE Con Period (Note 6)	mmand	42	100K	45	100K	ns
t _{RP}	PRECHARGE to ACTIVE Cor Period ^(Note 6)	nmand	18	-	20	-	ns
t _{RCD}	ACTIVE to READ/WRITE Del (Note 6)	ay Time	18	-	20	-	ns
t _{RRD}	ACTIVE(one) to ACTIVE(anot Command (Note 6)	12	-	14	-	ns	
t _{CCD}	READ/WRITE Command to READ/WRITE Command	1	-	1	-	t _{CK}	
t _{DPL}	Date-in to PRECHARGE Com	2	-	2	-	t _{CK}	
t _{BDL}	Date-in to BURST Stop Comn	nand	1	1	1	-	t _{CK}
t _{ROH}	Data-out to High Impedance from PRECHARGE Command	CL=3	3	ı	3	-	t _{CK}
t _{SREX}	Self Refresh Exit Time	1	ı	1	-	t _{CK}	
t _{WR}	Write Recovery Time, Auto pr	2	-	2	-	t _{CK}	
t _{DQW}	DQM Write Mask Latency	0	-	0	-	t _{CK}	
t _{REF}	Refresh Time (8,192 cycle)		64	-	-	64	ms

^{*} All voltages referenced to $V_{\mbox{\scriptsize SS}}.$

Note 6: These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)

Aug. 2011 10/20 <u>www.eorex.com</u>



Recommended Power On and Initialization


The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. (Like a conventional DRAM) During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VDD + 0.3V on any of the input pins or VDD supplies. (CLK signal started at same time)

After power on, an initial pause of 200 μ s is required followed by a precharge of all banks using the precharge command.


To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.

Aug. 2011 11/20 <u>www.eorex.com</u>

Simplified State Diagram



Address Input for Mode Register Set



BA1	BA0	A12/A11	A10	A9	A8	A7	Operation Mode
0	0	0	0	0	0	0	Burst READ/Burst WRITE
0	0	0	0	1	0	0 Burst READ/Single WRIT	

Burst Type (A3)

Burst Length	A2 .	A1 AC	Sequential Addr	essing	Interleave Addressing
0	Х	X 0	0 1		0 1
2	Х	X 0	1 0		1 0
	Х	0 0	0123		0 1 2 3
	Х	0 1	1230		1032
4	X	1 0	2301		2301
	Х	1 1	3 0 1 2		3 2 1 0
	0	0 0	01234567		01234567
	0	0 1	12345670		10325476
	0	1 0	23456701		23016745
8	0	1 1	34567012		32107654
0	1	0 0	45670123		45670123
	1	0 1	56701234		54761032
	1	1 0	67012345		67452301
	1	1 1	70123456		76543210
Full Page *	n	n n	Cn Cn+1 Cn+2		-

^{*} Page length is a function of I/O organization and column addressing x16 (CA0 ~ CA8): Full page = 512bits

1. Command Truth Table

		CKE						BA0,		A11,
Command	Symbol	n-1	n	/CS	/RAS	/CAS	/WE	BA1	A10	A9~A0
Ignore Command	DESL	Н	Χ	Н	Χ	Х	Х	Х	Х	Х
No operation	NOP	Ι	X	L	Н	Н	Τ	Χ	Χ	Х
Burst stop	BSTH	Н	Х	L	Н	Н	L	Χ	Χ	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with auto pre-charge	READA	Η	Χ	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with auto pre-charge	WRITA	Н	Х	L	Н	L	L	V	Н	V
Bank activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge select bank	PRE	Н	Χ	L	L	Н	L	V	L	Х
Pre-charge all banks	PALL	Н	Χ	L	L	Н	L	Х	Н	Х
Mode register set	MRS	Η	Χ	L	L	L	L	L	L	V

^{*} H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

Aug. 2011 14/20 <u>www.eorex.com</u>

2. DQM Truth Table

Command	Cumbal	CI	/CS	
Command	Symbol	n-1	n	703
Data write / output enable	ENB	Н	х	Н
Data mask / output disable	MASK	Н	Х	L
Upper byte write enable / output enable	BSTH	Н	х	L
Read	READ	Н	Х	L
Read with auto pre-charge	READA	Н	х	L
Write	WRIT	Н	Х	L
Write with auto pre-charge	WRITA	Н	Х	L
Bank activate	ACT	Н	Х	L
Pre-charge select bank	PRE	Н	Х	L
Pre-charge all banks	PALL	Н	Х	L
Mode register set	MRS	Н	Х	L

^{*} H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

3. CKE Truth Table

Command	Command	Symbol		KE	/CS	/RAS	/CAS	/WE	۸ ما ما ه
Command	Command	Symbol	n-1	n	2	/KAS	CAS	/VV E	Addr.
Activating	Clock suspend mode entry		Н	┙	Χ	Χ	Χ	Χ	X
Any	Clock suspend mode		L	L	Χ	Χ	Χ	Χ	X
Clock suspend	Clock suspend mode exit		L	Ι	Χ	Χ	Χ	Χ	X
Idle	CBR refresh command	REF	Н	Η	L	L	L	Н	X
Idle	Self refresh entry	SELF	Н	L	L	L	L	Н	Х
Calf rafrach	Calf refreeb evit		L	Н	L	Н	Н	Н	Х
Self refresh	Self refresh exit		L	Н	Н	Х	Χ	Χ	Х
Idle	Power down entry		Н	L	Χ	Х	Х	Χ	Х
Power down	Power down exit		L	Н	Χ	Х	Χ	Χ	Х

^{*}H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

Aug. 2011 15/20 <u>www.eorex.com</u>



4. Operative Command Table (Note 7)

Current	/CS	/R	/C	/W	Addr.	Command	Action	Notes
state	,00	,.v	,0	,	Addii	Communa	70.001	110100
	Н	Χ	Χ	Χ	Х	DESL	Nop or power down	8
	L	Н	Н	Χ	Х	NOP or BST	Nop or power down	8
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9
ldle	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
	L	L	Н	Н	BA/RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	Н	Χ	REF/SELF	Refresh or self refresh	10
	L	L	L	L	Op-Code	MRS	Mode register accessing	
	Н	Χ	Χ	Χ	Х	DESL	Nop	
	L	Н	Н	Χ	Х	NOP or BST	Nop	
D	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read : Determine AP	11
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write : Determine AP	11
active	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge	12
	L	L	L	Н	Х	REF/SELF	ILLEGAL	10
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Χ	Χ	Х	DESL	Continue burst to end→ Row active	
	L	Н	Н	Н	Х	NOP	Continue burst to end→ Row active	
	L	Н	Н	L	Х	BST	Burst stop→ Row active	
Read	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read : Determine AP	13
rtouu	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write : Determine AP	13,14
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	10
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Χ	Χ	Х	DESL	Continue burst to end→ Write recovering	
	L	Н	Н	Н	Х	NOP	Continue burst to end→ Write recovering	
	L	Н	Н	L	Х	BST	Burst stop→ Row active	
\A/!:	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8	13,14
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7	13
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA/A10	PRE/PALL	Terminate burst, pre-charging	15
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

H = High level, L = Low level, X = High or Low level (Don't care)



4. Operative Command Table (Continued) (Note 7)

Current	/CS	/R	/C	/W	Addr.	Command	Action	Notes
state	Н	X	Х	Х	X	DESL	Continue burst to end→ Pre-charging	
	L	 H	<u>^</u>	<u>^</u>	X	NOP	Continue burst to end→ Pre-charging	
	L	Н	Н	L	X	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10	READ/READA		9
Read with AP	L	 H	L	1	BA/CA/A10	WRIT/WRITA		9
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	<u>''</u>	L	BA, A10		ILLEGAL	9
	L	L	L	Н	X		ILLEGAL	9
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	X	X	X	X	DESL	burst to end→ Write	
	'''	^	_	^	^	DESL	recovering with auto pre-charge	
	L	Н	Н	Н	Х	NOP	Continue burst to end→ Write	
	_	"	''	''	^	NOI	recovering with auto pre-charge	
	L	Н	H H L X BST		BST	ILLEGAL		
Write with AP	L	Н	L	Н	BA/CA/A10	READ/READA		9
Write With Ar	L	Н	L	L	BA/CA/A10	WRIT/WRITA		9
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
							ILLEGAL	9
			_		· ·		ILLEGAL	3
L L H L BA, A10 L L L H X L L L COp-Code H X X X X	MRS	ILLEGAL						
					·	DESL	Nop→ Enter idle after t _{RP}	
	L	Н	Н	Н	X	NOP	Nop \rightarrow Enter idle after t _{RP}	
	L	Н	Н	L	X	BST	ILLEGAL	
	L	Н	L	Н	BA/CA/A10		ILLEGAL	9
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	Nop→ Enter idle after t _{RP}	
	L	L	L	Н	X	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Х	X		Nop→ Enter idle after t _{RCD}	
	L	Н	Н	Н	X	NOP	Nop→ Enter idle after t _{RCD}	
	L	Н	Н	L	X	BST	ILLEGAL	
Row	L	Н	L	Н	BA/CA/A10		ILLEGAL	9
activating	L	Н	L	L	BA/CA/A10		ILLEGAL	9
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9,16
	L	L	Н	L	BA, A10		ILLEGAL	9
	L	L	L	Н	X	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge



4. Operative Command Table (Continued) (Note 7)

Current state	/CS	/R	/C	/W	Addr.	Command	Action	Notes
	Н	Χ	Х	Х	Х	DESL	Nop→ Enter row active after t _{DPL}	
	L	Н	Н	Н	Х	NOP	Nop→ Enter row active after t _{DPL}	
Write	L	Н	Н	L	Χ	BST	Nop→ Enter row active after t _{DPL}	
recovering	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP	
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP	14
	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	9
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Х	Х	Х	DESL	Nop→ Enter pre-charge after t _{DPL}	
	L	Н	Н	Н	Х	NOP	Nop→ Enter pre-charge after t _{DPL}	
\A/=:t-a	L	Н	Н	L	Х	BST	Nop→ Enter pre-charge after t _{DPL}	
Write recovering	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL	9,14
with AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL	9
WILLIAF	L	L	Н	Н	BA/RA	ACT	ILLEGAL	9
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Χ	Χ	Х	Х	DESL	Nop→ Enter idle after t _{RC}	
Refreshing	L	Н	Н	Х	Х	NOP/ BST	Nop→ Enter idle after t _{RC}	
	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL	
	L	L	L	Х	Х	REF/SELF/MRS	ILLEGAL	
	Н	Χ	Х	Х	Х	DESL	Nop	
Mode	L	Н	Н	Н	Х	NOP	Nop	
Register	L	Н	Н	L	Х	BST	ILLEGAL	
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL	
. 1000331119	L	L	Х	Х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.

Note 8: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode.

All input buffers except CKE will be disabled.

Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 10: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode.

All input buffers except CKE will be disabled.

Note 11: Illegal if t_{RCD} is not satisfied.

Note 12: Illegal if t_{RAS} is not satisfied.

Note 13: Must satisfy burst interrupt condition.

Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 15: Must mask preceding data which don't satisfy t_{DPL}.

Note 16: Illegal if t_{RRD} is not satisfied.

Aug. 2011 18/20 <u>www.eorex.com</u>



5. Command Truth Table for CKE

Current		ΚE	/CS	/R	/C	/W	Addr.	Action	Notes
state	n-1	n							
	Н	Х	Х	Х	Х	Х	Х	INVALID, CLK (n – 1) would exit self refresh	
	L	Н	Н	Χ	Х	Х	Х	Self refresh recovery	
Self refresh	L	Н	L	Н	Н	Χ	Х	Self refresh recovery	
	L	Н	L	Н	L	Χ	Х	ILLEGAL	
	L	Н	L	L	Χ	Χ	Х	ILLEGAL	
	L	L	Χ	Χ	Χ	Χ	Х	Maintain self refresh	
	Н	Н	Н	Χ	Χ	Χ	Х	Idle after t _{RC}	
	Н	Н	L	Н	Н	Χ	Х	Idle after t _{RC}	
Self refresh	Н	Н	L	Н	L	Χ	Х	ILLEGAL	
recovery	Н	Н	L	L	Χ	Χ	Х	ILLEGAL	
lecovery	Н	L	Н	Χ	Χ	Χ	Х	ILLEGAL	
	Н	L	L	Н	Н	Χ	Х	ILLEGAL	
	Н	L	L	Н	L	Χ	Х	ILLEGAL	
	Н	L	L	L	Χ	Χ	X	ILLEGAL	
Power	Н	Χ	Х	X	Χ	Χ	X	INVALID, CLK(n-1) would exit power down	
down	Г	Н	Х	Χ	Χ	Χ	Х	Exit power down→ Idle	
	Г	L	Х	Χ	Χ	Χ	Х	Maintain power down mode	
	Ι	Н	Н	Χ	Χ	Χ		Refer to operations in Operative Command Table	
	I	Н	L	Н	Χ	Χ		Refer to operations in Operative Command Table	
	Н	Н	L	L	Н	Χ		Refer to operations in Operative Command Table	
	Н	Н	L	L	L	Н	Х	Refresh	
Both banks	Н	Н	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
idle	Н	L	Н	Χ	Χ	Χ	_	Refer to operations in Operative Command Table	
	Н	L	L	Н	Χ	Χ		Refer to operations in Operative Command Table	
	Н	L	L	L	Н	Χ		Refer to operations in Operative Command Table	
	Н	L	L	L	L	Н	Х	Self refresh	17
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Χ	Х	Х	Χ	Χ	X	Power down	17
_	Н	Χ	Х	Х	Χ	Х	Х	Refer to operations in Operative Command Table	
Row active	L	Χ	Χ	Х	Х	Х	Х	Power down	17
Any state	Н	Н	Χ	Х	Х	Х		Refer to operations in Operative Command Table	
other than	Н	L	Х	Х	Х	Х	Х	Begin clock suspend next cycle	18
listed above	L	Н	Х	Х	Х	Х	X	Exit clock suspend next cycle	-
	L	L	Х	Х	Х	Х	X	Maintain clock suspend	
	_		- `	- `	- `	- `			1

H = High level, L = Low level, X = High or Low level (Don't care)

Note 17: Self refresh can be entered only from the both banks idle state.


Power down can be entered only from both banks idle or row active state.

Note 18: Must be legal command as defined in Operative Command Table

Aug. 2011 19/20 <u>www.eorex.com</u>

Package Description

54-Pin Plastic TSOP-II (400mil)



① Does not include plastic or metal protrusion of 0.15 max. per side

Unit in inches [mm]