

3.3V, 3.2Gbps CML Limiting Post Amplifier with High-Gain TTL Loss-of-Signal

### **General Description**

The SY88289CL low-power, high-sensitivity, limiting post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance amplifiers (TIAs). The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88289CL quantizes these signals and outputs CML-level waveforms.

The SY88289CL operates from a single +3.3V power supply, over temperatures ranging from  $-40^{\circ}$ C to  $+85^{\circ}$ C. With its wide bandwidth and high gain, signals with data rates up to 3.2Gbps and as small as 5mV<sub>PP</sub> can be amplified to drive devices with CML inputs or AC-coupled CML/PECL inputs.

The SY88289CL generates a high-gain loss-of-signal (LOS) open-collector TTL output. This function has a high-gain input stage for increased LOS sensitivity. A programmable loss-of-signal level-set pin ( $LOS_{LVL}$ ) sets the sensitivity of the input amplitude detection. LOS asserts high if the input amplitude falls below the threshold sets by  $LOS_{LVL}$  and de-asserts low otherwise. The enable bar input (/EN) de-asserts the true output signal without removing the input signal. The LOS output can be fed back to the /EN input to maintain output stability under a loss-of-signal condition. Typically, 3.5dB LOS hysteresis is provided to prevent chattering.

All support documentation can be found on Micrel's web site at: <u>www.micrel.com</u>.

### Features

- Single 3.3V power supply
- 125Mbps to 3.2Gbps operation
- Low-noise CML data outputs
- High-gain LOS
- Chatter-free open-collector TTL Loss-of-Signal (LOS) output with an internal 4.75kΩ pull-up resistor
- TTL /EN input
- Programmable LOS level set (LOS<sub>LVL</sub>)
- Ideal for multi-rate applications
- Available in a tiny (3mm x 3mm) 16-pin QFN package

### Applications


- APON, BPON, EPON, GEPON and GPON
- Gigabit Ethernet
- 1X and 2X Fibre Channel
- SONET/SDH : OC 3/12/24/48 STM 1/4/8/16
- High-gain line driver and line receiver
- Low-gain TIA interface

### **Markets**

- FTTP/FTTH
- Optical transceivers
- Datacom/Telecom
- Long reach FOM

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

# **Typical Application**




## **Ordering Information**

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY88289CLMG	QFN-16	Industrial	289C with Pb-Free bar line indicator	NiPdAu Pb-Free
SY88289CLMGTR <sup>(1)</sup>	QFN-16	Industrial	289C with Pb-Free bar line indicator	NiPdAu Pb-Free

Note:

1. Tape and Reel.

# **Pin Configuration**



16-Pin QFN

# **Pin Description**

Pin Number	Pin Name	Туре	Pin Function
1, 12	VCC	Power Supply	Positive power supply.
2	DIN	Data Input	True data input.
3	/DIN	Data Input	Complementary data input.
4, 9	GND	Ground	Device ground.
5	VREF		Reference voltage: Placing a capacitor here to VCC helps stabilize $\text{LOS}_{\text{LVL}}$ .
6	LOSLVL	Input	Loss-of-signal Level Set: a resistor from this pin to $V_{CC}$ sets the threshold for the data input amplitude at which LOS will be asserted.
7, 14, 15, 16	N/C		No connect.
8	LOS	Open-collector TTL output w/internal 4.75kΩ pull-up resistor	Loss-of-signal: asserts high when the data input amplitude falls below the threshold sets by $\mbox{LOS}_{\mbox{LVL}}$ .
10	/DOUT	CML Output	Complementary data output.
11	DOUT	CML Output	True data output.
13	/EN	TTL Input: Default is HIGH.	/Enable: This input enables the outputs when it is LOW. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to a logic HIGH state if left open.

## Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )	0V to +4.0V
Input Voltage (DIN, /DIN)	0 to V <sub>CC</sub>
Output Current (I <sub>OUT</sub> )	
Continuous	±25mA
/EN Voltage	
V <sub>REF</sub> Current	800uA to +500uA
LOS <sub>LVL</sub> Voltage	
Lead Temperature (soldering, 20sec.	)260°C
Storage Temperature (T <sub>s</sub> )	65°C to +150°C

## **Operating Ratings**<sup>(2)</sup>

Supply Voltage ( $V_{CC}$ ) Ambient Temperature ( $T_A$ ) Junction Temperature ( $T_J$ ) Junction Thermal Resistance	40°C to +85°C
QFN (θ <sub>JA</sub> ) Still-air	61°C/W
QFN (Ψ <sub>JB</sub> ) Junction-to-board	38°C/W

### **DC Electrical Characteristics**

 $V_{CC} = 3.0V$  to 3.6V;  $R_L = 50\Omega$  to  $V_{CC}$ ;  $T_A = -40^{\circ}C$  to +85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sub>CC</sub>	Power Supply Current	No output load		42	62	mA
LOSLVL	LOS <sub>LVL</sub> Voltage		V <sub>REF</sub>		Vcc	V
V <sub>OH</sub>	CML Output HIGH Voltage		V <sub>CC</sub> -0.020	V <sub>CC</sub> -0.005	V <sub>cc</sub>	V
V <sub>OL</sub>	CML Output LOW Voltage	$V_{CC} = 3.3V$	V <sub>CC</sub> -0.475	V <sub>CC</sub> -0.400	V <sub>CC</sub> -0.350	V
VOFFSET	Differential Output Offset				±80	mV
V <sub>REF</sub>	Reference Voltage			V <sub>CC</sub> -1.28		V
VIHCMR	Input Common Mode Range		GND+2.0		Vcc	V

### **TTL DC Electrical Characteristics**

 $V_{CC}$  = 3.0V to 3.6V;  $R_L$  = 50 $\Omega$  to  $V_{CC}$ ;  $T_A$  = -40°C to +85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
VIH	/EN Input HIGH Voltage		2.0			
VIL	/EN Input LOW Voltage				0.8	V
I <sub>IH</sub>	/EN Input HIGH Current	V <sub>IN</sub> = 2.7V			20	μA
		$V_{IN} = V_{CC}$			100	μA
l <sub>IL</sub>	/EN Input LOW Current	$V_{IN} = 0.5V$	-300			uA
V <sub>OH</sub>	LOS Output High Level	Vout ≥ 3.3V, I <sub>OH (MAX)</sub> < 160 uA	2.4			V
		Vout < 3.3V, I <sub>OH (MAX)</sub> < 160 uA	2.0			V
V <sub>OL</sub>	LOS Output LOW Level	Sinking 2mA			0.5	V

#### Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB.  $\Psi_{JB}$  uses 4-layer ( $\theta_{JA}$ ) in still-air-number, unless otherwise stated.

## **AC Electrical Characteristics**

 $V_{CC}$  = 3.0V to 3.6V;  $R_L$  = 50 $\Omega$  to  $V_{CC}$ ;  $T_A$  = -40°C to +85°C.


Symbol	Parameter	Condition	Min	Тур	Max	Units
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time (20% to 80%)	Note 4		60	120	ps
t <sub>JITTER</sub>	Deterministic	Note 5		15		ps <sub>PP</sub>
	Random	Note 6		5		<b>ps</b> <sub>RMS</sub>
V <sub>ID</sub>	Differential Input Voltage Swing	Figure 1	5		1800	mV <sub>PP</sub>
V <sub>OD</sub>	Differential Output Voltage Swing	V <sub>ID</sub> <u>&gt;</u> 12mV <sub>PP</sub> , Figure 1	700	800	950	тV <sub>PP</sub>
T <sub>OFF</sub>	LOS Release Time			2	10	μs
T <sub>ON</sub>	LOS Assert Time			2	10	μs
LOS <sub>AL</sub>	Low LOS Assert Level	$R_{LOSLVL} = 15k\Omega$ , Note 8		3		тV <sub>PP</sub>
LOS <sub>DL</sub>	Low LOS De-assert Level	$R_{LOSLVL} = 15k\Omega$ , Note 8		4.5		mV <sub>PP</sub>
HYS∟	Low LOS Hysteresis	$R_{LOSLVL} = 15k\Omega$ , Note 7		3.5		dB
LOSAM	Medium LOS Assert Level	$R_{LOSLVL} = 5k\Omega$ , Note 8	2	5		тV <sub>PP</sub>
LOS <sub>DM</sub>	Medium LOS De-assert Level	$R_{LOSLVL} = 5k\Omega$ , Note 8		7.5	11	mV <sub>PP</sub>
HYS <sub>M</sub>	Medium LOS Hysteresis	$R_{LOSLVL} = 5k\Omega$ , Note 7	2	3.5	4.5	dB
LOS <sub>AH</sub>	High LOS Assert Level	$R_{LOSLVL} = 100\Omega$ , Note 8	8	12		$mV_{PP}$
LOS <sub>DH</sub>	High LOS De-assert Level	$R_{LOSLVL} = 100\Omega$ , Note 8		18	23	mV <sub>PP</sub>
HYS <sub>H</sub>	High LOS Hysteresis	$R_{LOSLVL} = 100\Omega$ , Note 7	2	3.5	4.5	dB
B-3dB	3dB Bandwidth			2		GHz
A <sub>V(Diff)</sub>	Differential Voltage Gain		32	38		dB
S <sub>21</sub>	Single-ended Small-Signal Gain		26	32		dB


#### Notes:

4. Amplifier in limiting mode. Input is a 200MHz square wave.


- 5. Deterministic jitter measured using 3.2Gbps K28.5 pattern,  $V_{ID} = 10mV_{PP}$ .
- 6. Random jitter measured using 3.2Gbps K28.7 pattern,  $V_{ID} = 10mV_{PP}$ .
- 7. This specification defines electrical hysteresis as 20log (LOS De-assert/LOS Assert). The ratio between optical hysteresis and electrical hysteresis is found to vary between 1.5 and 2, depending upon the level of received optical power and ROSA characteristics. Based upon that ratio, the optical hysteresis corresponding to the electrical hysteresis range 2dB-4.5dB, as shown in the AC characteristics table, will be 1dB-3dB.
- 8. See "Typical Operating Characteristics" for a graph showing how to choose a particular R<sub>LOSLVL</sub> for a particular LOS assert and its associated de-assert amplitude.

# **Typical Operating Characteristics**





### Functional Block Diagram



### **Detailed Description**

The SY88289CL high-sensitivity limiting post amplifier operates from a single +3.3V power supply, over temperatures from  $-40^{\circ}$ C to  $+85^{\circ}$ C. Signals with data rates up to 3.2Gbps and as small as  $5mV_{PP}$  can be amplified. Figure 1 shows the allowed input voltage swing. The SY88289CL generates a LOS output.  $LOS_{LVL}$  sets the sensitivity of the input amplitude detection.

#### Input Amplifier/Buffer

Figure 2 shows a simplified schematic of the SY88289CL's input stage. The high-sensitivity of the input amplifier allows signals as small as  $5mV_{PP}$  to be detected and amplified. The input amplifier also allows input signals as large as  $1800mV_{PP}$ . Input signals are linearly amplified with a typical 38dB differential voltage gain. Since it is a limiting amplifier, the SY88289CL outputs typically  $800mV_{PP}$  voltage-limited waveforms for input signals that are greater than  $12mV_{PP}$ . Applications requiring the SY88289CL to operate with high-gain should have the upstream TIA placed as close as possible to the SY88289CL's input pins to ensure the best performance of the device.

#### **Output Buffer**

The SY88289CL's CML output buffer is designed to drive  $50\Omega$  lines. The output buffer requires appropriate termination for proper operation. An extern **a** 50 resistor to V<sub>CC</sub> for each output pin provides this. Figure 3 shows a simplified schematic of the output stage.

#### Loss-of-signal


The SY88289CL generates a chatter-free LOS opencollector TTL output with an internal 4.73 kpull -up resistor, as shown in Figure 4. LOS is used to determine that the input amplitude is large enough to be considered a valid input. LOS asserts high if the input amplitude falls below the threshold sets by  $LOS_{LVL}$  and de-asserts low otherwise. LOS can be fed back to the enable bar (/EN) input to maintain output stability under a loss of signal condition. /EN deasserts the true output signal without removing the input signals. Typically, 3.5dB LOS hysteresis is provided to prevent chattering.

#### Loss-of-signal Level Set

A programmable LOS level-set pin (LOS<sub>LVL</sub>) sets the threshold of the input amplitude detection. Connecting an external resistor between  $V_{CC}$  and  $LOS_{LVL}$  sets the voltage at  $LOS_{LVL}$ . This voltage ranges from  $V_{CC}$  to  $V_{REF}$ . The external resistor creates a voltage divider between  $V_{CC}$  and  $V_{REF}$ , as shown in Figure 5.

#### Hysteresis

The SY88289CL typically provides 3.5dB LOS electrical hysteresis. By definition, a power ratio measured in dB is 10log (power ratio). Power is calculated as  $V_{IN}^2$ /R for an electrical signal. Hence, the same ratio can be stated as 20log (voltage ratio). While in linear mode, the electrical voltage input changes linearly with the optical power and therefore, the ratios change linearly. Thus, the optical hysteresis in dB is half the electrical hysteresis in dB given in the data sheet. Since the SY88289CL is an electrical device, this data sheet refers to hysteresis in electrical terms. With 3.5dB LOS hysteresis, a voltage factor of 1.5 is required to assert or de-assert LOS.








Figure 2. Input Structure




Figure 4. Input Structure

Figure 3. Output Structure






Figure 5. LOS<sub>LVL</sub> Setting Circuit

## **Package Information**





PCB Thermal Consideration for 16-Pin QFN Package

#### Package Notes:

- 1. Package meets Level 2 qualification.
- 2. All parts are dry-packaged before shipment.
- 3. Exposed pad must be soldered to a ground for proper thermal management.



The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.