To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

RENESAS
Renesas Technology Corp.

DESCRIPTION

The M66307SP/FP is an integrated circuit consisting of a line buffer with static memory, manufactured by the silicon gate CMOS process, which satisfies A3-paper 400DPI requirements. It converts the stored data from the 16-bit MPU bus into serial data and outputs it at a transfer rate of up to 10Mbps synchronously with the external data request clock or an arbitrary continuous clock.

FEATURES

- 16-bit MPU bus compatible
- Writing data via DMAC is possible
- 320-word (5,120-bit) static RAM
- Data output rate of up to 10Mbps
- Built-in function to add fixed data of a specified length at the beginning of output data (Fixed data: Continuous High bit or Low bit data)
- The output format can be selected between FIFO or LIFO.
- The output method can be selected from two:
  (1) Synchronized with an arbitrary continuous clock (φ IN) on the system side; the frequency of clock output (CLK/φ OUT) can be divided by 1, 2, 4, 8, or 16.
  (2) Synchronized with the data request clock (CLK IN) on the peripheral equipment side.
- Up to two devices can be cascaded.
  (1) Toggle configuration
  (2) 32-bit bus configuration
- High fan-out outputs (CLK/φ OUT, DATA OUT).
  Io=±24mA
  (±4mA for $\overline{INTR}$ and $\overline{DREQ}$
  ±8mA for $\overline{BUSY/ORDY}$)

PIN CONFIGURATION (TOP VIEW)

| Pin			Pin	
D8 →	1		32	Vcc(5V)
D9 →	2		31	← D7
D10 →	3		30	← D6
D11 →	4		29	← D5
D12 →	5		28	← D4
D13 →	6		27	← D3
D14 →	7		26	← D2
D15 →	8		25	← D1
WRITE CONTROL INPUT $\overline{WR}$ →	9		24	← D0
CHIP SELECT INPUT $\overline{CS}$ →	10		23	← $\overline{DACK}$ DMA ACKNOWLEDGE INPUT
COMMAND/DATA CONTROL INPUT C/$\overline{D}$ →	11		22	→ $\overline{DREQ}$ DMA REQUEST OUTPUT
RESET INPUT $\overline{RESET}$ →	12		21	← EXD EXTENDED D INPUT
INTERRUPT REQUEST OUTPUT $\overline{INTR}$ ←	13		20	← $\overline{TOG}$ TOGGLE INPUT
CLOCK INPUT CLK/φ IN →	14		19	→ CLK/φ OUT CLOCK OUTPUT
CLOCK ENABLE INPUT $\overline{CLKE}$ →	15		18	→ DATA OUT DATA OUTPUT
(0V) GND	16		17	→ $\overline{BUSY/ORDY}$ BUSY/OUTPUT READY OUTPUT

DATA INPUTS (D8–D15)
DATA INPUTS (D7–D0)

M66307SP/FP

Outline 32P4B
32P2W-A

- The clock input (CLK/φ IN) contains a Schmitt trigger.
- The reset ($\overline{RESET}$), Write ($\overline{WR}$) and toggle input ($\overline{TOG}$) contain negative noise reduction circuits.

APPLICATION

Image-handling general OA equipment

BLOCK DIAGRAM

LINE SCAN BUFFER with 16-BIT MPU BUS COMPATIBLE INPUTS

FUNCTION

The M66307 outputs serial data from the system bus to peripheral equipment. Containing an internal 320-word (5,120-bit) line buffer, it can output any number of words(up to 320 words) of stored data from the data bus at a time. The data can be output synchronously with an arbitrary continuous clock (ϕ IN) on the system side or the data request clock (CLK IN) from the peripheral equipment.

The data can be output MSB or LSB first, or FIFO (First-in, First-out) or LIFO (Last-in, First-out) as programmed by the user. When not programmed, the clock and output format are defaulted to CLK IN, MSB and FIFO, respectively.

In addition to the above basic functions, the M66307 has such programmable functions that let you add fixed data of a specified length at the beginning of output data, store one line of fixed data using a single substitute command, or repetitively output the data stored in the line buffer.

OPERATION

Interface of the M66307

The M66307 has two interface sections, one on the system bus side and one on the peripheral equipment side as shown in Figure 1. Up to 320 words of data stored from the system bus side are output to the peripheral equipment after parallel-serial conversion.


Fig. 1 Interface of M66307

RENESAS

The following describes the operation of the M66307 using the operation flowchart in Fig. 2. The M66307 has three modes: "static mode", "write mode", and "send mode".

In the static mode, the M66307 is in a standby state. The M66307 remains in this mode until it is set to the write mode by the operation mode setting command after reset input or until it is set to the write mode after the (operation) stop command is stored.

In the write mode, the M66307 stores up to 320 words of data from the 16-bit system bus.

In the send mode, the M66307 serially outputs the data stored in the write mode. The write and send modes are set by the operation mode setting command.

* Static mode

In the static mode, the M66307 is first initialized.

This initialization involves selecting φ IN or CLK IN, setting the divide ratio when φ IN is selected, and specifying the use of expansion/normal, data store by DMA cycle or MPU cycle, presence of fixed beginning data of specified length added at the beginning of data output, and the polarity (High or Low) of the fixed data. Once the above is programmed, the M66307 executes its functions according to the specification until changed.

After the initialization is completed, the M66307 must be programmed for the specification of output formats LSB/MSB and LIFO/FIFO. In addition, when the "addition of fixed data of specified length at the beginning of data output" is specified in the initialization, the length of the fixed beginning data must be programmed; similarly, when "data store by DMA cycle" is specified, the number of words per line transferred via DMA must be programmed. Once programmed, the specified format is continued until it is changed.

The initialization and these settings can only be made in the static mode. When you want to change the specification in the middle of operation, place the M66307 in the static mode using the stop command and reprogram the setting. When initializing the device and setting the output format after rest input, if your setting is the same as the default value, programming may be omitted. (See note 1 in Fig. 4.)

When the above settings are completed, the M66307 is ready for data transfer from the system bus to peripheral equipment.

* Write mode

When settings in the static mode are completed, set to the write mode. In this mode, signals for write to internal memory are enabled, and data is stored in the internal memory at each write cycle executed by the MPU or DMA controller.

When storing one line of fixed data, note that once the word length per line is stored as a command, the M66307 operates in the same way as one line of fixed data is stored.

In the write mode, data output (DATA OUT) outputs the polarity of "fixed data" that has been set by initialization. (See Fig. 5.)

* Send mode

After storing data in the write mode is completed, set to the send mode. In this mode, the M66307 serially outputs the data stored in the write mode according to the setting for the addition of the fixed beginning data and the settings of LSB/MSB and LIFO/FIFO. While the data is output, the M66307 outputs the Busy/Output Ready signal ($\overline{BUSY}/\overline{ORDY}$).

When one line length of data is output, BUSY/ORDY is cleared and an interrupt request signal ($\overline{INTR}$) is output.

For the next line, restart from the setting in the write mode. If you want to output the same data for one line, the same data can be repetitively output without storing by using a transmit repeat request command.

When you want to stop the M66307 in the middle of operation or change some settings, use the stop command. The stop command is valid in both write and send modes.

When operation is stopped, you can initialize the M66307 and reprogram the output specification, the length of fixed beginning data, and number of DMA transfer words, When you do not reprogram, the same settings before operation is stopped are continued.

Fig. 2 Operation flowchart of M66307

RENESAS

PIN DESCRIPTIONS

Pin	Name	I/O	Function
D0~D15	Data inputs	Input	Normally connected to a 16-bit bus.
$\overline{WR}$	Write control input	Input	Data or command is stored to the M66307 at the Low to High transition. This signal is normally connected to the write control signal of the control bus.
$\overline{CS}$	Chip select input	Input	When Low, this signal allows data or command to be stored from the MPU to the M66307. It is normally connected to the address bus directly or via a decoder. When this signal is High, the MPU cannot access the M66307.
$\overline{DACK}$	DMA acknowledge input	Input	When Low, this signal allows data to be stored by DMA transfer. It is normally connected to the DMA acknowledge output (DACK) of the DMA controller.For systems where DMA transfer is not used, this pin must be pulled-up to Vcc.
$C/\overline{D}$	Command/ data control input	Input	This signal discriminates whether the information on the data bus when the MPU accessed the M66307 is command or data. When High, the signal indicates that the information is a command; when Low, it indicates data. It is normally connected to the address bus directly or via a decoder.
$\overline{RESET}$	Reset input	Input	When Low, this signal initializes the command registers and various circuits of the M66307. As a result, all active Low output signals are set High; clock outputs (CLK, φ OUT) are set High; data output (DATA OUT) is set Low.
$\overline{DREQ}$	DMA request output	Output	This signal requests DMA cycles. When data store by DMA cycle is defined in the initialization and the number of DMA transfer words is specified, this output is set Low when the M66307 is set into the write mode. When the set number of DMA cycles are completed, it returns High.
$\overline{INTR}$	Interrupt request output	Output	This signal requests an interrupt to the MPU when the written data is sent out (Low output). This request is cleared by MPU access or toggle input(TOG) [when extended toggle is used] (High output).
$\overline{BUSY}/$ $\overline{ORDY}$	BUSY/ OUTPUT READY output	Output	When Low, this signal informs the MPU that no commands other than STOP can be set to the M66307, and informs the peripheral equipment that the M66307 is sending data. When the M66307 is in the send mode, this signal is set Low; when transmission is completed, it returns High.
$\overline{CLKE}$	Clock enable input	Input	When Low, this signal enables clock input (CLK/φ IN); when High, it disables the clock input. When clock input is φ IN, CLKE is invalid so that this pin must be pulled-up to Vcc or pulled-down to GND.
CLK/φ IN	Clock input	Input	CLK IN is generally used as data request clock from peripheral equipment; φ IN is generally used as continuous clock on the system side. Selection between CLK IN and φ IN is specified by the initialization command. Select CLK IN when the data output timing must be matched to the timing of the peripheral equipment. Select φ IN when the timing need not be matched and data can be sent at a stroke using the clock from the system. φ IN can be divided into one of five smaller frequencies when the peripheral equipment is slow to read data. (Note: The continuous clock of φ IN may not necessarily be the system clock.)
$\overline{TOG}$	Toggle input	Input	This signal can only be valid when extended toggle is used (using two M66307s) and CLK IN is selected for clock input. This input sets the write and send modes. Each time this signal is set Low, the IC in the write mode is reversed to the send mode and the IC in the send mode is reversed to the write mode. It is impossible to control mode inversion with this function and operation mode setting command together.
DATA OUT	Data output	Output	The data stored in the internal memory or fixed data is serially output synchronously with clock input (CLK/φ IN) according to the settings of output format (LSB/MSB, LIFO/FIFO).
CLK/ φ OUT	Clock output	Output	Peripheral devices take in data with the "rise" of clock pulses.
EXD	Extended D input	Input	This signal is used for an extended system using two M66307s. Connect the EXD of the master IC to the DATA OUT pin of the slave IC. The EXD of the slave IC must be pulled-up to Vcc. (See the application example.) For normal use, pull up EXD to Vcc or pull down it to GND.

Outline of commands

When the MPU accesses the M66307 for write with $C/\overline{D}$ = High as shown in Table 1, the M66307 reads the information on the data bus into the register as a command. When the MPU accesses the M66307 for write with $C/\overline{D}$ = Low, the M66307 reads the information into the internal memory as data. There are eight kinds of commands classified by the upper four bit (D15 to D12).

Table 1. Access for Write

C/D	$\overline{CS}$	$\overline{DACK}$	$\overline{WR}$	Function	
X	X	X	H	The M66307 cannot be accessed.	
X	H	H	⎍		
H	L	H	⎍↑	Command is stored in the internal command register.	
L	L	H	⎍↑	Data is stored in the internal memory.	(During MPU cycle)
X	H	L	⎍↑		(During DMA cycle)

X : denotes H or L.

RENESAS

1. Register configuration

The M66307 has the command registers shown in Figure 4. The mode register consists of a total of eight flags (F0-F7) and seven bits (B0-B6). Each flag and bit are set to default values (=0) by reset input.

There are some commands that do not have a register. These include the one line fixed data setting command, transmit repeat request command, and the stop command.

2. Command organization

The commands are broadly classified into four groups as shown in Fig. 3. It shows the relationship between the three modes of the M66307 (static, write and send modes) and the storable commands.

Group 1 ──── ① Initialization command
Group 2 ──── ② DREQ words setting command
          ③ Fixed beginning date length setting command
          ④ Output format setting command
Group 3 ──── ⑤ Operation mode setting command
          ⑥ One line fixed data setting command
          ⑦ Transmit repeat request command
Group 4 ──── ⑧ Stop command

Mode \ Command	Group 1	Group 2	Group 3	Group 4
Static			5	
Write			6	
Send — Send complete (BUSY="H")			7	
Send — Send (BUSY="L")				

Note : Command store is valid within ▭

Fig. 3   Command store Map

Description of commands

Command name	Upper bit (D15~D12)	Contents
Initialization command	1000	This command initializes the hardware setting of the system by selecting clock input and setting the specification for the use of extension, specification for DREQ output, specification for fixed data output, and the logical polarity of "fixed data."
DREQ words setting command	0111	When [N] is set, M66307 outputs a Low from the DREQ pin when setting the write mode. When [N+1] words are written by the DMA controller (MPU), it outputs a High from the DREQ pin.
Fixed beginning data length setting command	0110	This command sets the length of fixed beginning data from 3 to 4,095. When [n] is set to the fixed beginning data length setting register, "fixed data" is output from the DATA OUT pin each time the send mode is entered. When "fixed data" for [n+1] bits is output, the M66307 starts outputting the data stored in memory. Clock output (CLK/φ OUT), the clock for synchronization, is output even while fixed data is being output. Note that even when the output format is LIFO, the data in the internal memory is output after outputting fixed data is completed.
Output format setting command	0100	This command sets the output format for LIFO or FIFO and for MSB first or LSB first.
Operation mode setting command	0000	This command is stored in the 4-bit (B3, B2, B1, B0) register shown in Figure 4. The write and send modes are set by this register. The send mode setting command when an extended 32-bit system is used and the mode inverting command when an extended toggle system is used are two-word commands. Store the second word after storing the first word. B3 is a DREQ mask bit. If the write mode is set by setting B3=1 when in the DREQ mode (F4=1), the M66307 does not output a Low from the DREQ pin. When in the DREQ mode, set B3=1 when setting the write mode before storing the one line fixed data setting command. It is impossible to control mode inversion with this command and extended toggle input (TOG) together.
One line fixed data setting command	0011	When this command is stored, you obtain the same effect as writing "fixed data" for the set number of words. When set to the send mode, "fixed data" equivalent to [(fixed beginning data set value+1)+(one line fixed data setting word value+1)x16] bits is output along with the sync clock (CLK/φ OUT).
Transmit repeat request command	0010	This command allows you to resend the same data that has already been sent. This command becomes executable after transmission is completed. When using an extended system, store the second word of the operation mode setting command following the transmit repeat request command.
Stop command	1111	This command stops the operation of the M66307. This command is valid in all modes. It initializes all registers and circuits except the initialization register, output format setting register, DREQ words setting register, and fixed beginning data length register, thereby placing the M66307 into the static mode. In addition to stopping operation, this command may be used when you want to store the commands that can only be valid in the static mode (e.g., group 1 and group 2 commands).

RENESAS

Mode register — Initialization command

φ CLK FLAG (1=φ IN, 0=CLK IN)
Valid when D11=1– Divide retio setting bit (See Table 2).
Toggle extension flag(1=toggle; 0=normal use)
Invalid when D4=1–32-bit extension flag (1=32; 0=16-bit bus)
DREQ mode flag(1=DREQ mode; 0=not DREQ mode)
Fixed beginning data output flag (1=output; 0=not output)
Fixed data polarity flag (1=High; 0=Low)

| 1 | 0 | 0 | 0 | F7 | B6 | B5 | B4 | 0 | 0 | 0 | F6 | F5 | F4 | F3 | F2 |
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

DREQ words register — DREQ words setting command (valid when F4=1)

| 0 | 1 | 1 | 1 | 0 | 0 | 0 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |

Number of DMA transfer words

Fixed beginning data length register — Fixed beginning data length setting command (valid when F3=1)

| 0 | 1 | 1 | 0 | E11 | E10 | E9 | E8 | E7 | E6 | E5 | E4 | E3 | E2 | E1 | E0 |

Number of fixed beginning data output bits

Mode register — Output format setting command

LIFO/FIFO flag (1=LIFO; 0=FIFO output)
LSB/MSB-first flag (1=LSB; 0=MSB-first output)

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | F1 | F0 |

One line fixed data setting command

| 0 | 0 | 1 | 1 | 0 | 0 | 0 | W8 | W7 | W6 | W5 | W4 | W3 | W2 | W1 | W0 |

One line fixed data output line length

Transmit repeat request command (Note 2)

| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Mode register — Operation mode setting command

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | B2 | B1 | B0 |

Operation mode setting bits (See Table 3.)

Stop command

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 2. Divide Ratio Setting

Divide ratio	B6	B5	B4
1	0	0	0
1/2	0	0	1
1/4	0	1	0
1/8	0	1	1
1/16	1	0	0

Table 3. Operation Mode Setting

Item		Bit	B3	B2	B1	B0
Normal use		Write mode	*2	0	0	0
		Send mode	0	0	0	1
Extended use	32 bits	Write mode	*2	0	0	0
		Send mode — First word	0	0	0	1
		Send mode — Second word	0	0	1	1
	Toggle	Mode inversion — First word	*2	1	0	0
		Mode inversion — Second word	*2	1	1	0

*1 : Store the first word, then store the second word.

*2 : DREQ mask bit (Refer to description of commands.)

Note 1) The default values of flags (F0-F7) and bits (B0-B6) are zero (0).

2) When using an extended system, store the second word of the operation mode setting command following the transmit repeat request command.

3) It is impossible to control mode inversion with operation mode setting command and extended toggle input (TOG) together.

Fig. 4 Register configuration of M66307

RENESAS

8

Operation timing

1. Storing commands and data from system bus to M66307 Figures 5 and 6 show the timings at which commands and data from the system bus are stored in the M66307 after reset is input or the stop command is issued.


Fig. 5   Storing commands and data by MPU cycle

Fig. 6   Storing commands by MPU cycle and storing data by DMA cycle

2. Sending data from M66307 to peripheral equipment
After data for one line is stored from the system bus into the M66307,
the M66307 serially sends the data to the peripheral equipment.
There are 16 methods to send data as shown in Fig. 7. Figures 8 to
11 show the send timings for four of the 16 send method.

Fig. 7   Various methods for sending data

Note : DATA OUT outpus fixed data with CLK IN of N×16+1 or more.
  : N : Transfer words
  : Dij : i=transfer words (0-N); j=bits (0-F)

Fig. 8   Send timing of M66307 (CLK IN, without fixed beginning data output, FIFO, MSB)

Fig. 9 Send timing of M66307 (CLK IN, with fixed begnning data output, FIFO, MSB)

Fig. 10 Send timing of M66307 (φ IN without fixed data output, FIFO, MSB)

Fig. 11 Send timing of M66307 (CLK IN, without fixed data output)

LINE SCAN BUFFER with 16-BIT MPU BUS COMPATIBLE INPUTS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Condition	Rating	Unit
Vcc	Supply voltage		−0.3~+7.0	V
VI	Input voltage		−0.3~Vcc+0.3	V
Vo	Output voltage		0~Vcc	V
Pd	Power dissipation	Ta=25°C	700	mW
Tstg	Storage temperature		−65~+150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
Vcc	Supply voltage	4.5	5.0	5.5	V
GND	Supply voltage		0		V
VI	Input voltage	0		Vcc	V
Vo	Output voltage	0		Vcc	V
Topr	Ambient temperature	0		70	°C

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10% unless otherwise noted)

Symbol	Parameter		Test condition	Limits			Unit
				Min.	Typ.	Max.	
VIH	Input "H" voltage	D0~D15, $\overline{WR}$, C/$\overline{D}$, $\overline{CS}$, DACK, EXD		2.2		Vcc+0.3	V
VIL	Input "L" voltage			−0.3		0.8	V
VT+	Positive threshold voltage	$\overline{RESET}$, CLKE, CLK/φ IN, $\overline{TOG}$		2.4		Vcc+0.3	V
VT−	Negative threshold voltage			−0.3		0.6	V
VH	Hysteresis width				0.2		V
VOH	Output "H" voltage	DATA OUT, CLK/φ OUT	IOH=−24mA	Vcc−0.8			V
VOL	Output "L" voltage		IOL=+24mA			0.55	V
VOH	Output "H" voltage	$\overline{BUSY}$/$\overline{ORDY}$	IOH=−8mA	Vcc−0.8			V
VOL	Output "L" voltage		IOL=+8mA			0.55	V
VOH	Output "H" voltage	$\overline{DREQ}$, $\overline{INT}$	IOH=−4mA	Vcc−0.8			V
VOL	Output "L" voltage		IOL=+4mA			0.55	V
II	Input current		VI=0~Vcc			±10	μA
ICC1	Supply current (in write and send modes)		VI=0 or Vcc Output pin open		50	110	mA
ICC2	Supply current (in static mode)		VI=0 or Vcc Output pin open			1	mA
CI	Input capacitance					10	pF

Notes 1 : The current that flows into the IC is defined as positive (unsigned).
2 : The typical values are for Vcc=5V and Ta=25°C.

RENESAS

TIMING REQUIREMENTS (Ta=0~70°C, Vcc=5V±10%, GND=0V unless otherwise noted)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
tC(ϕI)/(CI)	Clock cycle time		100			ns
tw±(ϕI)/(CI)	Clock pulse width		45			ns
tSU($\overline{CE}$–CI)	Clock enable setup time before clock		35			ns
th(CI–$\overline{CE}$)	Clock enable hold time after clock		5			ns
tCW	Write cycle time		100			ns
tw($\overline{W}$)	Write pulse width		60			ns
tSU(D–$\overline{W}$)	Data setup time before rising edge of write signal		45			ns
th($\overline{W}$–D)	Data hold time after rising edge of write signal		0			ns
tSU(A–$\overline{W}$)	Address setup time before falling edge of write signal		0			ns
th($\overline{W}$–A)	Address hold time after rising edge of write signal		0			ns
tSU($\overline{DAC}$–$\overline{W}$)	DMA acknowledge input setup time before falling edge of write signal		0			ns
th($\overline{W}$–$\overline{DAC}$)	DMA acknowledge input hold time after rising edge of write signal		0			ns
trec($\overline{W}$)	Write recovery time		40			ns
trec($\overline{W}$–CI)	Clock recovery time after rising edge of write signal		250			ns
trec(CI–$\overline{W}$)	Write recovery time after falling edge of clock		250			ns
tw($\overline{R}$)	Reset pulse width		250			ns
trec($\overline{R}$-$\overline{W}$)	Write recovery time after reset		250			ns
tw($\overline{T}$)	Mode inversion pulse width		250			ns
trec(CI-$\overline{T}$)	Mode inversion recovery time after falling edge of clock		100			ns
trec($\overline{T}$-CI)	Clock recovery time after rising edge of mode inversion		250			ns
trec($\overline{W}$-$\overline{T}$)	Mode inversion recovery time after rising edge of write signal		250			ns
trec($\overline{T}$-$\overline{W}$)	Write recovery time after rising edge of mode inversion		250			ns

Note : A delay in clock input (CLK/ϕ IN) rise time (tr) or fall time (tf) may cause erroneous operation.
tr, tf : 20ns or less is recommended.

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%)

Symbol	Parameter	Test condition	Limits			Unit
			Min.	Typ.	Max.	
tPLH(CI-DO)	Propagation time between clock and DATA OUT	CL=50pF		25	75	ns
		CL=150pF		27	100	
tPHL(CI-DO)		CL=50pF		30	75	ns
		CL=150pF		35	100	
tPLH(CI-C̄O̅)	Propagation time between clock and CLK/φ OUT	CL=50pF		21	75	ns
		CL=150pF		23	100	
tPHL(CI-C̄O̅)		CL=50pF		26	75	ns
		CL=150pF		31	100	
tPHL(CI-I̅N̅T̅)	Propagation time between clock and I̅N̅T̅R̅	CL=50pF		32	85	ns
tPLH(CI-B̅U̅S̅)	Propagation time between clock and B̅U̅S̅Y̅/O̅R̅D̅Y̅	CL=50pF		25	85	ns
tPLH(φI-D̅O̅)	Propagation time between clock and DATA OUT	CL=50pF		35	100	ns
		CL=150pF			120	
tPHL(φI-DO)		CL=50pF		40	100	ns
		CL=150pF			120	
tPLH(φI-φO)	Propagation time between clock and CLK/φ OUT	CL=50pF		33	100	ns
		CL=150pF			120	
tPHL(φI-φO)		CL=50pF		36	100	ns
		CL=150pF			120	
tPHL(φI-I̅N̅T̅)	Propagation time between clock and I̅N̅T̅R̅	CL=50pF		42	100	ns
tPLH(φI-B̅U̅S̅)	Propagation time between clock and B̅U̅S̅Y̅/O̅R̅D̅Y̅	CL=50pF		34	100	ns
tPLH(W̅-DO)	Propagation time between write and DATA OUT	CL=50pF		39	150	ns
		CL=150pF		40	180	
tPHL(W̅-DO)		CL=50pF		42	150	ns
		CL=150pF		47	180	
tPLH(W̅-I̅N̅T̅)	Propagation time between write and I̅N̅T̅R̅	CL=50pF		39	150	ns
tPHL(W̅-B̅U̅S̅)	Propagation time between write and B̅U̅S̅Y̅/O̅R̅D̅Y̅	CL=50pF		47	150	ns
tPHL(W̅-D̅R̅E̅)	Propagation time between write and D̅R̅E̅Q̅	CL=50pF		51	150	ns
tPLH(W̅-D̅R̅E̅)				20	85	ns
tPLH(T̅-DO)	Propagation time between mode inversion and DATA OUT	CL=50pF		70	200	ns
		CL=150pF		71	250	
tPLH(T̅-I̅N̅T̅)	Propagation time between mode inversion and I̅N̅T̅R̅	CL=50pF		68	200	ns
tPHL(T̅-B̅U̅S̅)	Propagation time between mode inversion and B̅U̅S̅Y̅/O̅R̅D̅Y̅	CL=50pF		53	200	ns
tPHL(T̅-D̅R̅E̅)	Propagation time between mode inversion and D̅R̅E̅Q̅	CL=50pF		58	200	ns

Note : AC test waveform

|	
Input pulse level	0~3V
Input pulse rise time	6ns
Input pulse fall time	6ns
Reference voltage Input voltage	1.3V
Output voltage	1.3V

RENESAS

TIMING DIAGRAMS
### Write Timing

(1) Storing commands and data from MPU

(2) Storing data from DMAC

(3) Write recovery time



(4) Output timing during write

Note : The above shows the timing when the DREQ mode flag is set by initialization and the number of transfer words N is set. When the DREQ mode flag is not set, DREQ is tied High.

Send Timing

(1) Clock input: CLK IN

(2) Clock input : φ IN

RENESAS

Reset Timing

Timing when using extended toggle

(1) Write mode setting

(2) Send mode setting

## Application Examples
1. Connection diagram

(1) Connection example for memory data transfer by MPU

(2) Connection example for DMA transfer

2. Connection diagram when using extended toggle

(1) Toggle configuration (When using data request clock (CLK IN) on the peripheral equipment side)

Fig. 12 Wiring diagram of toggle configuration

(2) Toggle configuration (when using continuous clock (φ IN) from the system side)

Fig. 13 Wiring diagram of toggle configuration

(3) Toggle Operation Flowchart

	IC mode	
	Master IC	Slave IC
Reset		
↓		
Initial setting		
↓		
DREQ words, fixed beginning data length, and output format are set.	Static mode	Static mode
↓		
Toggle input or mode inversion command is set.		
↓		
Data from data bus is stored.	Write mode	Refer to Common instructions 1, (iv), given below.
↓		
Toggle input or mode inversion command is set.		
↓		
Data from data bus is stored, and data is output.	Send mode	Write mode
↓		
Toggle input or mode inversion command is set.		
↓		
Data from data bus is stored, and data is output.	Write mode	Send mode
↓		
Toggle input or mode inversion command is set.		
↓		

(4) Toggle Operation Instructions

1 **Common instructions**

(i) Set the operation mode by using mode inversion command or toggle input ($\overline{TOG}$).

(ii) When setting operation mode with toggle input ($\overline{TOG}$) in the DREQ mode (flag F4 = 1), do not use the one-line fixed data setting command.

(iii) The settings of master IC and slave IC are determined during the initial setting.
When flag F6 is set to 1:
M66307 EXD is "H" → Slave IC
M66307 EXD is "L" → Master IC

(iv) After a reset and the first mode setting, slave IC is in the send mode. However, transmission is impossible because there is no data in the line memory.
New data is written in this stage.

(v) It is impossible to control mode inversion by using operation mode setting command and extended toggle input ($\overline{TOG}$) together.

2 **When CLK IN is used:**

(i) Toggle operation is feasible when the circuit is connected as shown in Fig. 12.

3 **When φ IN is used:**

(i) Toggle operation is feasible when the circuit is connected as shown in Fig. 13.

(ii) At the initial setting, set clock input to CLK IN.
φ IN cannot be selected.

(iii) Divider clock output is not feasible.

3.Connection diagram when using extended 32-bit bus

(1) 32-bit bus configuration (when using data request clock (CLK IN) on the peripheral equipment side)


Fig. 14 Wiring diagram of 32-bit bus configuration

(2) 32-bit bus configuration (when using continuous clock (φ IN) from the system side)

Fig. 15 Wiring diagram of 32-bit bus configuration

(3) 32-bit Bus Operation Flowchart

	IC mode	
	Master IC	Slave IC
Reset		
Initial setting		
DREQ words, fixed beginning data length, and output format are set.	Static mode	Static mode
Write mode is set.		
Data from data bus is stored.	Write mode	Write mode
Send mode is set.		
Data is output to data bus.	Send mode	Send mode
Write mode is set.		
Data from data bus is stored.	Write mode	Write mode
Send mode is set.		

(4) 32-bit Bus Operation Instructions

1 Common instructions

(i) Store the same value for both master IC and slave IC.

(ii) The settings of master IC and slave IC are determined during the initial setting.
When flag F5 is set to 1:
M66307 EXD is "H" → Slave IC
M66307 EXD is "L" → Master IC

(iii) The upper 16 bits are sent to the master IC, and the lower 16 bits are sent to the slave IC. The IC that transmits data first is determined by to which of FIFO or LIFO the output setting command is set.
When 32-bit parallel data is stored three times, serial output data is transmitted, as shown in the table, according to the output format determined by the output setting command.

2 CLK IN is used:

(i) Thirty-two-bit bus operation is feasible when the circuit is connected as shown in Fig. 14.

3 When φ IN is used:

(i) Thirty-two-bit bus operation is feasible when the circuit is used as shown in Fig. 15.

(ii) At the initial setting, set clock input to CLK IN. φ IN cannot be used.

(iii) Divider clock output is not feasible.

Output format		Serial output data
FIFO	MSB	D31(1)~D0(1), D31(2)~D0(2), D31(3)~D0(3)
	LSB	D0(1)~D31(1), D0(2)~D31(2), D0(3)~D31(3)
LIFO	MSB	D31(3)~D0(3), D31(2)~D0(2), D31(1)~D0(1)
	LSB	D0(3)~D31(3), D0(2)~D31(2), D0(1)~D31(1)

D0(n) and D31(n): 32-bit parallel data stored at the n-th position.

RENESAS