1,048,576 WORD 🗴 🗱 BIT DYNAMIC RAM

DESCRIPTION

* This is advanced information and specifications are subject to change without notice.

Ĭġ.

s

42

The TC514400J/Z is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514400J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514400J/Z to be packaged In a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- 1,048,576 word by 4 bit organization
- Fast access time and cycle time

		-				
		TC514400J/Z-80/-				
^t RAC	RAS Access Time	80ns	100ns			
t _{AA}	Column Address Access Time	40ns	50ns			
^t CAC	CAS Access Time	20ns	25ns			
tRC	Cycle Time	150ns	180ns			
t _{PC}	Fast Page Mode Cycle Time	50 ns	60ns			

 Single power supply of 5V±10% with a built-in V_{BB} generator

Low Power

578mW MAX. Operating (TC514400J/Z-80) 495mW MAX. Operating (TC514400J/Z-10) 5.5mW MAX. Standby


- · Outputs unlatched at cycle end allows twodimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
 - Package Plastic SOJ: TC514400J Plastic ZIP: TC514400Z

PIN CONNECTION (TOP VIEW)

Pla	istic	SOJ	P1	astic	ZIP
I/O1 L/O2 WRITE RAS A90 A10 A20 A30 VCC	2 3 4 5 10 11 12	26) V _{SS} 225) 1/04 24) 1/03 23) CAS 22) OE 18) A8 17) A7 16) A5 14) A4	0E I/03 V _{SS} I/02 RAS A0 A2 V _{CC} A5 A7		A9 A1 A3 A4

PIN NAMES

A0 \sim A9	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Read/Write Input
ŌĒ	Output Enable
$I/01 \sim I/04$	Data Input/Output
Vcc	Power (+5V)
V _{SS}	Ground



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTE
Input Voltage	VIN	-1~7	V	1
Output Voltage	VOUT	-1∿7	V	1
Power Supply Voltage	V _{CC}	-1∿7	v	1
Operating Temperature	TOPR	0∿70	°C	1
Storage Temperature	TSTG	-55 ~ 150	°C	1
Soldering Temperature • Time	TSOLDER	260 · 10	°C•sec	1
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	IOUT	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
VCC	Supply Voltage	4.5	5.0	5.5	v	2
VIH	Input High Voltage	2.4	- 1	6.5	v	2
VIL	Input Low Voltage	-1.0	-	0.8	v	2

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V\pm10\%$, Ta=0 \sim 70°C)

SYMBOL					UNITS	NOTES
^I cc1	OPERATING CURRENTTC514400J/Z-80Average Power Supply Operating CurrentTC514400J/Z-80(RAS, CAS, Address Cycling: tRC=tRC MIN.)TC514400J/Z-10STANDBY CURRENTTC514400J/Z-10		-	105	mA	3,4,5
-001			-	90		3,7,5
^I CC2	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=VIH)		-	2	mA	
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode	TC514400J/Z-80	-	105	mA	3,5
	(RAS Cycling, CAS=VIH: tRC=tRC MIN.)	TC514400J/Z-10	-	90		
I _{CC4}	(RAS=VIL, CAS, Address Cycling: tpc=tpc MIN.) TC514400J/Z-10				mA	3,4,5
004						3,4,5
^I cc5	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=VCC-0.2V)	-	1	шΑ		
ICC6	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before	TC514400J/Z-80	-	105	mA	3
	RAS Mode (RAS, CAS Cycling: tRC=tRC MIN.)	TC514400J/Z-10	-	. 90		Ť
II(L)	INPUT LEAKAGE CURRENT Input Leakage Current, any input $(0V \le V_{IN} \le 6.5V$, All Other Pins Not Under Test	- 0V)	-10	10	μA	
^I 0(L)	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $OV \leq V_{OUT} \leq 5.5V$)				μA	
v _{oh}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)				v	
IV AT I	OUIPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)				v	

www.DataSheet4U.com

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(V_{CC}=5V\pm10\%, Ta=0 \sim 70^{\circ}C)$ (Notes 6, 7, 8)

SYMBOL	PARAMETER		400J/Z -80	TC51	4400J/Z -10	UNIT	NOTES
	- Pandom Pood or Urito Cuolo Timo		MAX.	MIN.	MAX.		
^t RC	Random Read or Write Cycle Time	150	-	180	-	ns	
t _{RMW}	Read-Modify-Write Cycle Time	205	-	245	-	ns	
t _{PC}	Fast Page Mode Cycle Time	50	-	60		ns	
t _{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	105	-	125	-	ns	
^t RAC	Access Time from RAS	-	80	-	100	ns	9,14.15
^t CAC	Access Time from CAS	-	20	-	25	ns	9,14
t _{AA}	Access Time from Column Address		40	-	50	ns	9,15
^t CPA	Access Time from CAS Precharge	-	45	-	55	ns	9
^t CLZ	CAS to Output in Low-Z	0	-	0	-	ns	9
tOFF	Output Buffer Turn-off Delay	0	20	0	20	ns	10
^t T	Transition Time (Rise and Fall)	3	50	3	50	ns	8
t _{RP}	RAS Precharge Time	60	-	70	-	ns	
tRAS	RAS Pulse Width	80	10,000	100	10,000	ns	
^t RASP	RAS Pulse Width (Fast Page Mode)	80	200,000	100	200,000	ns	
t _{RSH}	RAS Hold Time	20	-	25	-	ns	
^t CSH	CAS Hold Time	80	-	100	-	ns	
t _{RHCP}	CAS Precharge to RAS Hold Time	45	-	55	-	ns	
t _{CAS}	CAS Pulse Width	20	10,000	25	10,000	ns	
t _{RCD}	RAS to CAS Delay Time	20	60	25	75	ns	14
tRAD	RAS to Column Address Delay Time	15	40	20	50	ns	15
^t CŘP	CAS to RAS Precharge Time	5	-	10	-	ns	
t _{CP}	CAS Precharge Time	10	-	10	-	ns	
tASR	Row Address Set-Up Time	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	15	-	ns	
^t ASC	Column Address Set-Up Time	0	-	0	-	ns	
^t CAH	Column Address Hold Time	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to RAS	60	-	75	-	ns	
tRAL	Column Address to RAS Lead Time	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
tRCH	Read Command Hold Time	0	-	0	-	ns	11

5

ELECTRICAL	CHARACTERISTICS	AND	RECOMMENDED	AC	OPERATING CONDITIONS	(Continued)

SYMBOL	PARAMETER		400J/ 80	TC514400J/ Z-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{RRH}	Read Command Hold Time referenced to RAS	0	-	0	-	ns	11
tWCH	Write Command Hold Time	15	-	20	-	ns	
tWCR	Write Command Hold Time referenced to RAS	60	-	75	-	ns	
t _{WP}	Write Command Pulse Width	15	'	20	-	ns	
tRWL	Write Command to RAS Lead Time	20	-	25	-	ns	
^t CWL	Write Command to CAS Lead Time	20	-	25	-	ns	
t _{DS}	Data Set-Up Time	0	-	0	-	ns	12
t _{DH}	Data Hold Time	15	-	20	-	ns	12
t _{DHR}	Data Hold Time referenced to RAS	60	-	75	-	ns	
t _{REF}	Refresh Period	-	16	-	16	ms	
twcs	Write Command Set-Up Time	0	-	0		ns	13
tCWD	CAS to WRITE Delay Time	50	-	60	-	ns	13
tRWD	RAS to WRITE Delay Time	110	-	135	-	ns	13
tAWD	Column Address to WRITE Delay Time	70	-	85	-	ns	13
t CPWD	CAS Precharge to WRITE Delay Time (Fast Page Mode)	75	-	90	-	ns	13
t _{CSR}	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5	-	ns	
t _{CHR}	CAS Hold Time (CAS before RAS Cycle)	15	-	20	-	ns	
tRPC	RAS to CAS Precharge Time	0	-	0	-	ns	
t _{CPT}	CAS Precharge Time (CAS before RAS Counter Test Cycle)	40	-	50	-	ns	
	RAS Hold Time referenced to OE	10	-	20	-	ns	•
^t OEA	OE Access Time	-	20	-	25	ns	
	OE to Data Delay	20	-	25	-	ns	
	Output Buffer Turn Off Delay Time from OE	0	20	0	20	ns	10
t OEH	OE Command Hold Time	20	-	25	-	ns	
twts	Write Command Set-Up Time(Test Mode In)	10	-	10	-	ns	
tWTH	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
twRP	WRITE to RAS Precharge Time (CAS before RAS Cycle)	10	-	10	-	ns	
t _{WRH}	WRITE to RAS Hold Time (CAS before RAS Cycle)	10	-	10	-	ns	

SYMBOL	PARAMETER		4400J/Z -80	TC5	14400J/Z -10	UNIT	NOTES
011202		MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
tPC	Fast Page Mode Cycle Time	55	-	<u>.</u> ∙65	-	ns	
tRAC	Access Time from RAS	-	85	-	105	ns	9,14,15
t _{CAC}	Access Time from CAS	-	25	-	30	ns	9,14
t _{AA}	Access Time from Column Address	-	45	-	55	ns	9,15
t _{CPA}	Access Time from CAS Precharge	-	50	-	60	ns	9
t _{RAS}	RAS Pulse Width	85	10,000	105	10,000	ns	
^t RASP	RAS Pulse Width(Fast Page Mode)	85	200,000	105	200,000	ns	
t _{RSH}	RAS Hold Time	25	-	30	-	ns	
tCSH	CAS Hold Time	85	-	105		ns	
^t RHCP	CAS Precharge to RAS Hold Time	50	-	60	-	ns	
t _{CAS}	CAS Pulse Width	25	10,000	30	10,000	ns	
t _{RAL}	Column Address to RAS Lead Time	45		55	-	ns	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

CAPACITANCE (V_{CC}=5V±10%, f=1MHz, Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C ₁₁	Input Capacitance (AQ~A9)		5	pF
C12	Input Capacitance (RAS, CAS, WRITE, OE)	-	7	pF
C ₀	Output Capacitance (I/01~I/04)	-	7	pF


NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC6} depend on cycle rate.
- 4. I_{CC1}, I_{CC4} depend on output loading. Specified values are obtained with the output open.
- 5. Column address can be changed once or less while $\overline{RAS=V}_{IL}$ and $\overline{CAS=V}_{IH}$.
- 6. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume t_T=5ns.
- 8. V_{IH}(min.) and V_{IL}(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 9. Measured with a load equivalent to 2 TTL loads and 100pF.
- 10. t_{OFF}(max.) and t_{OEZ}(max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 12. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in read-modify-write cycles.
- 13. twCs, tRWD, tCWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twCs≥twCs (min.) the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If tRWD ≥ tRWD (min.), tCWD ≥ tCWD (min.), tAWD ≥ tAWD (min.) and tCPWD ≥ tCPWD (min.) (Fast Page Mode), the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC}.
- 15. Operation within the $t_{RAD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled by t_{AA} .




WRITE CYCLE (OE CONTROLLED WRITE)






A-278


TC514400J/Z-80 TC514400J/Z-10




FAST PAGE MODE WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE



CAS BEFORE RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)



. "H" or "L"

HIDDEN REFRESH CYCLE (WRITE)


¥



t_{RP} **V**IН tRAS. RAS VIL --t_{CPT} tRSH V_{IH} --tCHR CAS. CSR CAS VIL ----TRAL tCAH. tASC. AO~A9 VIH -7 COLUMN ADDRESS tAA **TRRH** twrn READ CYCLE TWRP tCAC TRCH FRCS WRITE VIH -7 tROH ^tOEA v_{ін} — OE V_{IL} -LOFF tCLZ_ TOEZ 1/01~1/04 VOH ----VALID DATA-OUT OPEN VOL tRWL WRITE CYCLE twrn twRP tCWL WRITE VIH 7 wcs tWCH VIH OE VIL t DS tDH 1/01~1/04 VALID DATA-IN OPEN tCWL tAWD tRWL READ-MODIFY-WRITE CYCLE twRH RCS tCWD WRITE VIH -Z TCAC | t AA OE VIH ---YOEA toed VIL ----^tCAC toez t_{D8} tCLZ ^tDH 1/01~1/04 V1/0H---VALID DATA-I VI/OL-[777] : "H" or "L" VALID DATA-OUT


CAS BEFORE RAS REFRESH COUNTER TEST CYCLE

WRITE, CAS BEFORE RAS REFRESH CYCLE




OE, A0 ~ A9: "H" or "L"

¥



READ CYCLE IN THE TEST MODE t RC 1 RAS VIH t_{A R} RAS tRP VIL t_{CSH} ^tCRP [‡]CRP tRCD t RSH V_{IH} — V_{IL} — 1 CAS CAS TRAD 1 ASC ¹RAL ASR ^tCAH t RAH A0~A9 VIH ______ COLUMN ADDRESS ^tRCH t RRH t RCS $\frac{\mathbf{v}_{\mathrm{IH}}}{\mathbf{v}_{\mathrm{IL}}} = \frac{\mathbf{v}_{\mathrm{IH}}}{\mathbf{v}_{\mathrm{IL}}} = \frac{\mathbf{v}_{\mathrm{IH}}}{\mathbf{v}_{\mathrm{IL}}}$ t M tOFF 1 CAC 1 RAC VALID DATA-OUT - OPEN ^tCLZ 222 : "H" or "L" Note: OE= "L" WRITE CYCLE (EARLY WRITE) IN THE TEST MODE tRC 1 RAS ^vін t_{A R} RAS V_{IL} ____ t_{RP} t CSH t CRP t_{CRP} ^tRCD t RSH v_{IH} ____ CAS ^tCAS L BAH RAL ^tASR ^tASC[[] ¹C AH ADDRESS COLUN N ADDRESS TRAD tCWL twcs tWCH_ WRITE V_{IH} _ ////// twp ^tWCR ^tRWL $\mathbf{v}_{\mathrm{IH}} = \frac{1}{2}$ OE t_{DHR} ^tDH t DS $1/01 \sim 1/04 = \frac{V_{\rm IH}}{V_{\rm IL}} = \frac{1}{2}$ **√VALID DATA-IN** - OPEN - FAST PAGE MODE READ CYCLE IN THE TEST MODE



TEST MODE

The TC514400J/Z is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Acc is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". Fig. 1 shows the block diagram of TC514400J/Z. In "Test Mode", the $IM \times 4$ DRAM can be tested as if it were a $512K \times 4$ DRAM.

"WRITE, CAS Before RAS Refresh Cycle puts the device into "Test Mode". And "CAS Before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "WRITE, CAS Before RAS Refresh Cycle" Performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/2 in case of N test pattern). BLOCK DIAGRAM IN THE TEST MODE




Fig. 1