Document Number: MMA51xxAKW Rev. 0, 09/2012

## **√**RoHS



# Xtrinsic MMA51xxAKW PSI5 Inertial Sensor

The MMA51xxAKW family, a SafeAssure solution, includes the PSI5 Version 1.3 asynchronous mode compatible overdamped Z-axis satellite accelerometer.

#### Features

- ±60g to ±480g Full-Scale Range
- 400 Hz, 3-Pole Low-Pass Filter
- Single Pole, High-Pass Filter with Fast Startup and Output Rate Limiting
- PSI5 Version 1.3 Asynchronous Mode Compatible
  - PSI5-A10P-228/1L Compatible
  - Baud Rate: 125 kBaud
  - 10-bit Data
  - Even Parity Error Detection
- 16 μs Internal Sample Rate, with Interpolation to 1 μs
- Pb-Free 16-Pin QFN, 6 by 6 Package
- Qualified AECQ100, Revision G, Grade 1 (-40°C to +125°C) (<u>http://www.aecouncil.com/</u>)

#### **Typical Applications**

• Airbag Front and Side Crash Detection

	ORDERING INFORMATION										
Device	Axis	Range	Package	Shipping							
MMA5106AKW	Z	±60g	2086-01	Tubes							
MMA5112AKW	Z	±120g	2086-01	Tubes							
MMA5124AKW	Z	±240g	2086-01	Tubes							
MMA5148AKW	Z	±480g	2086-01	Tubes							
MMA5106AKWR2	Z	±60g	2086-01	Tape & Reel							
MMA5112AKWR2	Z	±120g	2086-01	Tape & Reel							
MMA5124AKWR2	Z	±240g	2086-01	Tape & Reel							
MMA5148AKWR2	Z	±480g	2086-01	Tape & Reel							



MMA51xxAKW

16-PIN QFN CASE 2086-01





## **Application Diagram**



#### Figure 1. Application Diagram

	External Component Recommendations										
Ref Des	Туре	Description	Purpose								
C1	Ceramic	2.2 nF, 10%, 50V minimum, X7R	$V_{CC}$ Power Supply Decoupling and Signal Damping								
C3	Ceramic	470 pF, 10%, 50V minimum, X7R	I <sub>DATA</sub> Filtering and Signal Damping								
C2	Ceramic	15 nF, 10%, 50V minimum, X7R	V <sub>CC</sub> Power Supply Decoupling								
C4, C5, C6	Ceramic	1 μF, 10%, 10V minimum, X7R	Voltage Regulator Output Capacitor(s)								
R1	General Purpose	82Ω, 5%, 200 PPM	V <sub>CC</sub> Filtering and Signal Damping								
R2	General Purpose	27Ω, 5%, 200 PPM	I <sub>DATA</sub> Filtering and Signal Damping								

## **Device Orientation**



Figure 2. Device Orientation Diagram

## **Internal Block Diagram**



Figure 3. Block Diagram

# 1 Pin Connections





#### Table 1. Pin Description

Pin	Pin Name	Formal Name	Definition
1	V <sub>CC</sub>	Supply	This pin is connected to the PSI5 power and data line through a resistor and supplies power to the device. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
2	V <sub>SS</sub>	Digital GND	This pin is the power supply return node for the digital circuitry.
3	I <sub>DATA</sub>	Response Current	This pin is connected to the PSI5 power and data line through a resistor and modulates the response current for PSI5 com- munication. Reference Figure 1.
4	V <sub>SS</sub>	Digital GND	This pin is the power supply return node for the digital circuitry.
5	NC	Not Connected	This pin must be left unconnected in the application.
6	SCLK	SPI Clock	This input pin provides the serial clock to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
7	D <sub>OUT</sub>	SPI Data Out	This pin functions as the serial data output from the SPI port for test purposes. This pin must be left unconnected in the appli- cation.
8	D <sub>IN</sub>	SPI Data In	This pin functions as the serial data input to the SPI port for test purposes. An internal pulldown device is connected to this pin. This pin must be grounded or left unconnected in the application.
9	V <sub>REG</sub>	Digital Supply	This pin is connected to the power supply for the internal digital circuitry. An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
10	CS	Chip Select	This input pin provides the chip select to the SPI port for test purposes. An internal pullup device is connected to this pin. This pin must be left unconnected in the application.
11	V <sub>REGA</sub>	Analog Supply	This pin is connected to the power supply for the internal analog circuitry. An external capacitor must be connected between this pin and $V_{SSA}$ . Reference Figure 1.
12	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
13	V <sub>BUF</sub>	Power Supply	This pin is connected to a buffer regulator for the internal circuitry. The buffer regulator supplies both the analog ( $V_{REGA}$ ) and digital ( $V_{REG}$ ) supplies to provide immunity from EMC and supply dropouts on $V_{CC}$ . An external capacitor must be connected between this pin and $V_{SS}$ . Reference Figure 1.
14	TEST	Test Pin	This pin is must be grounded or left unconnected in the application.
15	NC	Not Connected	This pin must be left unconnected in the application.
16	VSSA	Analog GND	This pin is the power supply return node for the analog circuitry.
17	PAD	Die Attach Pad	This pin is the die attach flag, and is internally connected to VSS.
	Corner Pads	Corner Pads	The corner pads are internally connected to V <sub>SS</sub> .

# 2 Electrical Characteristics

## 2.1 Maximum Ratings

Maximum ratings are the extreme limits to which the device can be exposed without permanently damaging it.

#	Rating	Symbol	Value	Unit	
1 2 3	Supply Voltage (V <sub>CC</sub> , I <sub>DATA</sub> ) Reverse Current $\leq$ 160 mA, t $\leq$ 80 ms Continuous Transient (< 10 µs)	V <sub>CC_REV</sub> V <sub>CC_MAX</sub> V <sub>CC_TRANS</sub>	-0.7 +20.0 +25.0	V V V	(3) (3) (9)
4	V <sub>BUF,</sub> Test		-0.3 to +4.2	V	(3)
5	V <sub>REG</sub> , V <sub>REGA,</sub> SCLK, CS, D <sub>IN</sub> , D <sub>OUT</sub>		-0.3 to +3.0	V	(3)
6	Powered Shock (six sides, 0.5 ms duration)	9 <sub>pms</sub>	±2000	g	(3)
7	Unpowered Shock (six sides, 0.5 ms duration)	9 <sub>shock</sub>	±2500	g	(3)
8	Drop Shock (to concrete, tile or steel surface, 10 drops, any orientation)	h <sub>DROP</sub>	1.2	m	(5)
9 10 11 12	Electrostatic Discharge (per AECQ100) External Pins (V <sub>CC</sub> , I <sub>DATA</sub> , V <sub>SS</sub> , V <sub>SSA</sub> ), HBM (100 pF, 1.5 k $\Omega$ ) HBM (100 pF, 1.5 k $\Omega$ ) CDM (R = 0 $\Omega$ ) MM (200 pF, 0 $\Omega$ )	V <sub>ESD</sub> V <sub>ESD</sub> V <sub>ESD</sub> V <sub>ESD</sub>	$\pm 4000 \\ \pm 2000 \\ \pm 1500 \\ \pm 200$	V V V V	(5) (5) (5) (5)
13 14	Temperature Range Storage Junction	T <sub>stg</sub> T <sub>J</sub>	-40 to +125 -40 to +150	℃ ℃	(3) (9)
15	Thermal Resistance	$\theta_{JC}$	2.5	°C/W	(9,14)

## 2.2 Operating Range

 $V_L \leq (V_{CC} - V_{SS}) \leq V_H, \ T_L \leq T_A \leq T_H, \ \Delta T \leq 25 \ \text{K/min, unless otherwise specified.}$ 

#	Characteristic	Symbol	Min	Тур	Мах	Units	]
16 17	Supply Voltage	V <sub>CC</sub> V <sub>CC_UV</sub>	V <sub>L</sub> 4.2 V <sub>VCC_UV_F</sub>		V <sub>H</sub> 17.0 V <sub>L</sub>	v v	(1 (9
18 19	Operating Temperature Range	T <sub>A</sub> T <sub>A</sub>	T <sub>L</sub> -40 -40		T <sub>H</sub> +105 +125	°C ℃	(1 (3

# 

#	Characteristic	Symbol	Min	Тур	Max	Units	
20	Quiescent Supply Current *	I <sub>IDLE</sub>	4.0	—	8.0	mA	(1)
21	Modulation Supply Current *	I <sub>MOD</sub>	I <sub>IDLE</sub> + 22.0	I <sub>IDLE</sub> + 26.0	I <sub>IDLE</sub> + 30.0	mA	(1)
22	Inrush Current (Power On until V <sub>BUF</sub> , V <sub>REG</sub> , V <sub>REGA</sub> Stable)	I <sub>INRUSH</sub>	—	—	30	mA	(3)
23 24 25	Internally Regulated Voltages * V <sub>BUF</sub> * V <sub>REG</sub> * V <sub>REGA</sub> *	V <sub>BUF</sub> V <sub>REG</sub> V <sub>REGA</sub>	3.60 2.425 2.425	3.80 2.50 2.50	4.00 2.575 2.575	V V V	(1) (1) (1)
26 27 28 29 30	Low Voltage Detection Threshold $V_{CC}$ Falling $V_{BUF}$ Falling $V_{REG}$ Falling $V_{REG}$ Falling $V_{REGA}$ Falling Hysteresis $V_{CC}$	Vvcc_uv_f Vbuf_uv_f Vreg_uv_f Vrega_uv_f Vcc_hyst	3.40 2.95 2.15 2.15 0.10	3.70 3.15 2.25 2.25 0.25	4.0 3.35 2.35 2.35 0.40	V V V V	(3, 6) (3, 6) (3, 6) (3, 6) (3, 6)
31 32 33	V <sub>BUF</sub> V <sub>REG</sub> V <sub>REGA</sub>	V <sub>BUF_HYST</sub> V <sub>REG_HYST</sub> V <sub>REGA_HYST</sub>	0.05 0.05 0.05	0.10 0.10 0.10	0.15 0.15 0.15	V V V	(3) (3) (3)
34 35	External Capacitor (V <sub>BUF</sub> , V <sub>REG</sub> , V <sub>REGA</sub> ) Capacitance ESR (including interconnect resistance)	ESR	500 0	1000 —	1500 200	nF mΩ	(9) (9)
36	Output High Voltage (DO) I <sub>Load</sub> = 100 μA	V <sub>OH</sub>	V <sub>REG</sub> - 0.1	_	_	v	(9)
37	Output Low Voltage (DO) I <sub>Load</sub> = 100 μA	V <sub>OL</sub>	_	_	0.1	V	(9)
38	Input <u>Hig</u> h Voltage CS, SCLK, DI	V <sub>IH</sub>	0.7 * V <sub>REG</sub>	—	—	v	(9)
39	Input <u>Lo</u> w Voltage CS, SCLK, DI	V <sub>IL</sub>	—	—	0.3 * V <sub>REG</sub>	V	(9)
40 41	Input Current High (at V <sub>IH</sub> ) <u>(DI)</u> Low (at V <sub>IL</sub> ) (CS)	I <sub>IH</sub> I <sub>IL</sub>	-100 10		-10 100	μΑ μΑ	(9) (9)
42	Pulldown Resistance (SCLK)	R <sub>PD</sub>	20		100	kΩ	(9)

# **2.4 Electrical Characteristics - Sensor and Signal Chain** $V_L \leq (V_{CC} - V_{SS}) \leq V_H, T_L \leq T_A \leq T_H, \Delta T \leq 25$ K/min, unless otherwise specified.

#	Characteristic	Symbol	Min	Тур	Max	Units	
43 44 45 46	Sensitivity (10-bit output @ 100 Hz, referenced to 0 Hz) ±60g Range * ±120g Range * ±240g Range * ±480g Range * ±480g Range *	SENS SENS SENS SENS	 	8 4 2 1	 	LSB/g LSB/g LSB/g LSB/g	(1 (1 (1 (1
47 48 49 50 51 52	$ \begin{array}{l} \text{T}_{A} = 25^{\circ}\text{C}, \leq \pm 240\text{g} \\ \text{T}_{L} \leq T_{A} \leq T_{H}, \leq \pm 240\text{g} \\ \text{T}_{L} \leq T_{A} \leq T_{H}, \leq \pm 240\text{g}, \\ \text{V}_{VC\_UV\_F} \leq V_{CC} \leq V_{L} \\ \text{T}_{A} = 25^{\circ}\text{C}, > \pm 240\text{g}, \\ \text{T}_{L} \leq T_{A} \leq T_{H}, > \pm 240\text{g}, \\ \text{T}_{L} \leq T_{A} \leq T_{H}, > \pm 240\text{g}, \\ \text{T}_{L} \leq T_{A} \leq T_{H}, > \pm 240\text{g}, \\ \text{V}_{VCC\_UV\_F} \leq V_{CC} \leq V_{L} \end{array} $	ΔSENS_240 ΔSENS_240 ΔSENS_240 ΔSENS_480 ΔSENS_480 ΔSENS_480	-5 -7 -7 -5 -7 -7		+5 +7 +7 +5 +7 +7	% % % %	(1 (1 (9 (1 (9
53 54	$ \begin{array}{l} \mbox{Digital Offset Before Offset Cancellation} \\ \mbox{10-bit} \\ \mbox{10-bit}, \ T_L \leq T_A \leq T_H, \ V_{VCC\_UV\_F} \leq V_{CC} \leq V_L \end{array} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	OFF <sub>10Bit</sub> OFF <sub>10Bit</sub>	-52 -52	0 0	+52 +52	LSB LSB	(1 (9
55 56	Digital Offset After Offset Cancellation 10-bit, 0.3 Hz HPF or 0.1 Hz HPF * 10-bit, 0.04 Hz HPF *	OFF <sub>10Bit</sub> OFF <sub>10Bit</sub>	-1 -2	0 0	+1 +2	LSB LSB	(1 (9
57	Continuous Offset Monitor Limit 10-bit output, before compensation	OFF <sub>MON</sub>	-66	_	+66	LSB	(3
58	Range of Output (10-Bit Mode) Acceleration	RANGE	-480	_	+480	LSB	(3
59 60	Cross-Axis Sensitivity X-axis to Z-Axis * Y-axis to Z-Axis *	V <sub>XZ</sub> V <sub>YZ</sub>	-5 -5		+5 +5	% %	(3 (3
61	System Output Noise Peak (10-bit Mode, 1 Hz - 1 kHz, All Ranges) *	n <sub>Peak</sub>	-4	—	+4	LSB	(3
62	System Output Noise RMS (10-bit mode, 1 Hz - 1 kHz, All Ranges) *	n <sub>RMS</sub>	_	—	+1.0	LSB	(3
63 64	Non-linearity 10-bit output, ≤ ±240g 10-bit output, > ±240g	NL <sub>OUT_240g</sub> NL <sub>OUT_480g</sub>	-2 -2		+2 +2	% %	(3 (3

## 2.5 Electrical Characteristics - Self-Test and Overload

 $V_L \leq (V_{CC} \text{ - } V_{SS}) \leq V_H, \, T_L \leq T_A \leq T_H, \, \Delta T \leq 25 \text{ K/min, unless otherwise specified.}$ 

#	Characteristic	Symbol	Min	Тур	Max	Units	
65 66 67 68		9st10_60z 9st10_120z 9st10_240z 9st10_480z	120 40 35 12	 	280 160 153 94	LSB LSB LSB LSB	(3 (3 (3 (3
69 70	Acceleration (without hitting internal g-cell stops) ±60g Range Positive ±60g Range Negative	gg-cell_Clip60ZP gg-cell_Clip60ZN	425 -1205	642 -720	980 -512	g g	(9 (9
71 72	Acceleration (without hitting internal g-cell stops) ±120g Range Positive ±120g Range Negative	9g-cell_Clip120ZP 9g-cell_Clip120ZN	425 -1205	642 -720	980 -512	g g	(9 (9
73 74	Acceleration (without hitting internal g-cell stops) ±240g Range Positive ±240g Range Negative	gg-cell_Clip240ZP gg-cell_Clip240ZN	1450 -3100	2180 -2210	2800 -1800	g g	(9 (9
75 76	Acceleration (without hitting internal g-cell stops) ±480g Range Positive ±480g Range Negative	9 <sub>g-cell_</sub> Clip480ZP 9 <sub>g-cell_</sub> Clip480ZN	2200 -3700	2800 -3220	3300 -2780	g g	(9 (9
77 78	Σ∆ and Sinc Filter Clipping Limit ±60g Range Positive ±60g Range Negative	9adc_Clip60ZP 9adc_Clip60ZN	159 -334	238 -274	336 -216	g g	(9 (9
79 80	Σ∆ and Sinc Filter Clipping Limit ±120g Range Positive ±120g Range Negative	9ADC_Clip120ZP 9ADC_Clip120ZN	305 -693	433 -544	577 -414	g g	(9 (9
81 82	Σ∆ and Sinc Filter Clipping Limit ±240g Range Positive ±240g Range Negative	9ADC_Clip240ZP 9ADC_Clip240ZN	836 -1909	1178 -1566	1599 -1245	g g	(9 (9
83 84	Σ∆ and Sinc Filter Clipping Limit ±480g Range Positive ±480g Range Negative	9ADC_Clip480ZP 9ADC_Clip480ZN	1591 -3217	2014 -2856	2478 -2524	g g	(9 (9

# 2.6 Dynamic Electrical Characteristics - PSI5 $V_L \le (V_{CC} - V_{SS}) \le V_H$ , $T_L \le T_A \le T_H$ , $\Delta T \le 25$ K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Тур	Max	Units	
85 86 87 88 89 90 91 92 93 94	Initialization Timing Phase 1 Phase 2 (10-Bit, Asynchronous Mode 0, k = 8) Phase 3 (10-Bit, Asynchronous Mode 0, ST_RPT = 0) Offset Cancellation Stage 1 Operating Time Offset Cancellation Stage 2 Operating Time Self-Test Stage 1 Operating Time Self-Test Stage 2 Operating Time Self-Test Stage 3 Operating Time Self-Test Repetitions Programming Mode Entry Window	<sup>†</sup> PSI5_INIT1 <sup>†</sup> PSI5_INIT2_10a0 <sup>†</sup> PSI5_INIT3_10a0 <sup>†</sup> OC1 <sup>†</sup> OC2 <sup>†</sup> ST1 <sup>†</sup> ST2 <sup>†</sup> ST2 <sup>†</sup> ST3 ST_RPT <sup>†</sup> PME	   0	532000 / f <sub>OSC</sub> 512 * t <sub>ASYNC</sub> 19 * t <sub>ASYNC</sub> 320000 / f <sub>OSC</sub> 280000 / f <sub>OSC</sub> 128000 / f <sub>OSC</sub> 128000 / f <sub>OSC</sub> 300000 / f <sub>OSC</sub>		\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	(7) (7) (7, 12 (7) (7) (7) (7) (7, 12 (7)
95	Data Transmission Single Bit Time (PSI5 Low Bit Rate) *	t <sub>BIT_LOW</sub>	7.6000	8.0000	8.4000	μs	(7)
96	Modulation Current (20% to 80% of I <sub>MOD</sub> - I <sub>IDLE</sub> ) Rise Time	t <sub>RISE</sub>	324	463	602	ns	(3)
97	Position of bit transition (PSI5 Low Baud Rate) *	t <sub>Bittrans_LowBaud</sub>	49	50	51	%	(7)
98	Asynchronous Response Time *	t <sub>ASYNC</sub>	—	912 / f <sub>OSC</sub>	—	S	(7)

#### 2.7 **Dynamic Electrical Characteristics - Signal Chain**

 $V_L \le (V_{CC} - V_{SS}) \le V_H$ ,  $T_L \le T_A \le T_H$ ,  $\Delta T \le 25$  K/min, unless otherwise specified

#	Characteristic	Symbol	Min	Тур	Max	Units	1
99	Internal Oscillator Frequency *	fosc	3.80	4	4.20	MHz	(1)
100 101	DSP Low-Pass Filter (Note15) Cutoff frequency LPF0 (referenced to 0 Hz) * Filter Order LPF0 *	f <sub>C_LPF0</sub> O <sub>LPF0</sub>		400 3		Hz 1	(7) (7)
102 103 104 105 106 107 108 109 110 111 112 113	DSP Offset Cancellation Low-Pass Filter (Note 15) Offset Cancellation Low-Pass Filter Input Sample Rate Stage 1 Cutoff frequency, Startup Phase 1 Stage 2 Filter Order, Startup Phase 1 Stage 2 Citoff frequency, Startup Phase 1 Cutoff frequency, Option 0 Filter Order, Option 0 Offset Cancellation Output Update Rate (10-Bit Mode) Offset Cancellation Output Step Size (10-Bit Mode) Offset Monitor Update Frequency Offset Monitor Count Limit Offset Monitor Counter Size	<sup>t</sup> OC_SampleRate fc_OC10 OOC10 fc_OC03 OOC03 fc_OC0 toffRate_10 OFFStep_10 OFFMONoSC OFFMON_CNTLIMIT OFFMON_CNTSIZE		256 10.0 1 0.300 1 0.100 1 f <sub>OSC</sub> / 2e6 0.5 f <sub>OSC</sub> / 2000 4096 8192		μs Hz 1 Hz 1 s LSB Hz 1 1	(7) (7) (7) (7) (7) (7) (7) (7) (7) (7)
114 115 116 117	Sensing Element Natural Frequency ±60g ±120g ±240g ±480g	f <sub>gcell_Z60</sub> f <sub>gcell_Z120</sub> f <sub>gcell_Z240</sub> f <sub>gcell_Z480</sub>	7000 7000 13600 16289		8000 8000 15100 17996	Hz Hz Hz Hz	(9) (9) (9) (9)
118 119 120 121	Sensing Element Roll-off Frequency (-3 db) ±60g ±120g ±240g ±480g	f <sub>g</sub> cell_Z60 f <sub>g</sub> cell_Z120 f <sub>g</sub> cell_Z240 f <sub>g</sub> cell_Z480	798 798 2000 2250	 	2211 2211 4700 6350	Hz Hz Hz Hz	(9) (9) (9) (9)
122 123 124 125	Sensing Element Damping Ratio ±60g ±120g ±240g ±480g	ζgcell_Z60 ζgcell_Z120 ζgcell_Z240 ζgcell_Z480	1.870 1.870 1.750 1.250	 	4.610 4.610 3.500 3.000	 	(9) (9) (9) (9)
126 127 128 129	Sensing Element Delay (@100 Hz)	fgcell_delay_Z60 fgcell_delay_Z120 fgcell_delay_Z240 fgcell_delay_Z480	77 77 40 21	 	200 200 86 60	μs μs μs μs	(9) (9) (9) (9)
130	Package Resonance Frequency	f <sub>Package</sub>	100	_	—	kHz	(9)

## 2.8 Dynamic Electrical Characteristics - Supply and SPI

 $V_L \le (V_{CC} - V_{SS}) \le V_H$ ,  $T_L \le T_A \le T_H$ ,  $\Delta T \le 25$  K/min, unless otherwise specified

Characteristic	Symbol	Min	Тур	Max	Units	]
Quiescent Current Settling Time (Power Applied to $Iq = I_{IDLE} \pm 2 \text{ mA}$ )	t <sub>SET</sub>	—		5	ms	(3)
Reset Recovery Internal Delay (After internal POR)	t <sub>INT_INIT</sub>	-	16000 / f <sub>OSC</sub>	_	s	(7)
$\label{eq:V_CC} \begin{array}{l} Micro-cut \ (C_{BUF} = C_{REG} = C_{REG} = 1 \ \muF) \\ & Survival \ Time \ (V_{CC} \ disconnect \ without \ Reset, \ C_{BUF} = C_{REG} = C_{REGA} = 700 \ nF) \\ & Survival \ Time \ (V_{CC} \ disconnect \ without \ Reset, \ C_{BUF} = C_{REG} = C_{REGA} = 1 \ \muF) \\ & Reset \ Time \ (V_{CC} \ disconnect \ above \ which \ Reset \ is \ guaranteed) \end{array}$	tvcc_MICROCUTmin tvcc_MICROCUT tvcc_RESET	30 50 —		 1000	μs μs μs	(3) (3) (3)
V <sub>BUF</sub> , Capacitor Monitor Disconnect Time (Figure 9) POR to first Capacitor Test Disconnect Disconnect Time (Figure 9) Disconnect Delay, Asynchronous Mode (Figure 9)	<sup>t</sup> POR_CAPTEST <sup>t</sup> CAPTEST_TIME <sup>t</sup> CAPTEST_ADLY		12000 / f <sub>OSC</sub> 1.5 688 / f <sub>OSC</sub>	 5.0 	s µs s	(7) (7) (7)
V <sub>REG</sub> , V <sub>REGA</sub> Capacitor Monitor POR to first Capacitor Test Disconnect Disconnect Rate	<sup>t</sup> POR_CAPTEST <sup>t</sup> CAPTEST_RATE	_	12000 / f <sub>OSC</sub> 256 / f <sub>OSC</sub>	_	s s	(7) (7)
$ \begin{array}{l} \label{eq:series} \label{eq:series} \begin{aligned} & \text{Serial Interface Timing (See Figure 6, $C_{DOUT} \leq 80 \text{ pF}, $R_{DOUT} \geq 10 \text{ k}\Omega$) \\ & \text{Clock (SCLK) period (10\% of $V_{CC}$ to 10\% of $V_{CC}$) \\ & \text{Clock (SCLK) high time (90\% of $V_{CC}$ to 90\% of $V_{CC}$) \\ & \text{Clock (SCLK) low time (10\% of $V_{CC}$ to 10\% of $V_{CC}$) \\ & \text{Clock (SCLK) rise time (10\% of $V_{CC}$ to 10\% of $V_{CC}$) \\ & \text{Clock (SCLK) rise time (10\% of $V_{CC}$ to 10\% of $V_{CC}$) \\ & \text{Clock (SCLK) rise time (10\% of $V_{CC}$ to 90\% of $V_{CC}$) \\ & \text{Clock (SCLK) rise time (90\% of $V_{CC}$ to 10\% of $V_{CC}$) \\ & \text{Clock (SCLK) rise time (90\% of $V_{CC}$ to 10\% of $V_{CC}$) \\ & \text{Clock (SCLK) high (CS = 10\% of $V_{CC}$ to $CLK = 10\% of $V_{CC}$) \\ & \text{CS asserted to SCLK high (CS = 10\% of $V_{CC}$ to $D_{OUT}$ = 10/90\% of $V_{CC}$) \\ & \text{Data setup time (D_{IN} = 10/90\% of $V_{CC}$ to $D_{OUT} = 10/90\% of $V_{CC}$) \\ & \text{Data setup time (SCLK = 90\% of $V_{CC}$ to $D_{OUT}$ = 10/90\% of $V_{CC}$) \\ & \text{D}_{OUT}$ Data hold time (SCLK = 10\% of $V_{CC}$ to $D_{OUT}$ = 10/90\% of $V_{CC}$) \\ & \text{SCLK low to $CS$ high (SCLK = 10\% of $V_{CC}$ to $CS = 90\% of $V_{CC}$) \\ & \text{SCLK low to CS$ high (SCLK = 10\% of $V_{CC}$ to $CS = 90\% of $V_{CC}$) \\ & \text{CS$ high to $D_{OUT}$ disable (CS = 90\% of $V_{CC}$ to $D_{OUT}$ = Hi $Z$) \\ \hlineend{tabular}$	tsclkk tsclkh tsclkk tsclkr tlead taccess tsetup thold_in thold_out tvalid tlag tdisable	320 120 	 15 15 		ns ns ns ns ns ns ns ns ns ns ns ns ns n	(9) (9) (9) (9) (9) (9) (9) (9) (9) (9)
	CharacteristicQuiescent Current Settling Time (Power Applied to Iq = I <sub>IDLE</sub> ± 2 mA)Reset Recovery Internal Delay (After internal POR) $V_{CC}$ Micro-cut ( $C_{BUF}=C_{REG}=C_{REGA}=1 \mu F$ ) Survival Time ( $V_{CC}$ disconnect without Reset, $C_{BUF}=C_{REG}=C_{REGA}=700 nF$ ) Survival Time ( $V_{CC}$ disconnect without Reset, $C_{BUF}=C_{REG}=C_{REGA}=1 \mu F$ ) Reset Time ( $V_{CC}$ disconnect above which Reset is guaranteed) $V_{BUF}$ , Capacitor Monitor Disconnect Time (Figure 9) POR to first Capacitor Test Disconnect Disconnect Time (Figure 9) Disconnect Delay, Asynchronous Mode (Figure 9) $V_{REG}$ , $V_{REGA}$ Capacitor Monitor POR to first Capacitor Test Disconnect Disconnect RateSerial Interface Timing (See Figure 6, $C_{DOUT} \le 80 \text{ pF}$ , $R_{DOUT} \ge 10 \text{ k}\Omega$ ) Clock (SCLK) period (10% of $V_{CC}$ to 10% of $V_{CC}$ ) Clock (SCLK) low time (10% of $V_{CC}$ to 90% of $V_{CC}$ ) Clock (SCLK) low time (10% of $V_{CC}$ to 10% of $V_{CC}$ ) Clock (SCLK) fall time (90% of $V_{CC}$ to 90% of $V_{CC}$ ) Clock (SCLK) fall time (90% of $V_{CC}$ to $000 \text{ for } V_{CC}$ ) Clock (SCLK high (CS = 10% of $V_{CC}$ to $SCLK = 10\%$ of $V_{CC}$ ) DUT Data hold time (SCLK = 90% of $V_{CC}$ to $D_{OUT} = 10/90\%$ of $V_{CC}$ ) DOUT Data hold time (SCLK = 10% of $V_{CC}$ to $D_{OUT} = 10/90\%$ of $V_{CC}$ ) SCLK low to data valid (SCLK = 10% of $V_{CC}$ to $CS = 90\%$ of $V_{CC}$ ) SCLK low to data valid (SCLK = 10% of $V_{CC}$ to $D_{OUT} = HiZ$ ) CS high to $D_{OUT}$ disable (CS = 90% of $V_{CC}$ to $D_{OUT} = HiZ$ )	Characteristic         Symbol           Quiescent Current Settling Time (Power Applied to Iq = I <sub>IDLE</sub> ± 2 mA)         t <sub>SET</sub> Reset Recovery Internal Delay (After internal POR)         t <sub>INT_INIT</sub> V <sub>CC</sub> Micro-cut (C <sub>BUF</sub> =C <sub>REG</sub> =C <sub>REGA</sub> =1 µF) Survival Time (V <sub>CC</sub> disconnect without Reset, C <sub>BUF</sub> =C <sub>REG</sub> =C <sub>REGA</sub> =700 nF) Survival Time (V <sub>CC</sub> disconnect without Reset, C <sub>BUF</sub> =C <sub>REG</sub> =C <sub>REGA</sub> =1 µF)         t <sub>VCC_MICROCUT</sub> Neset Time (V <sub>CC</sub> disconnect above which Reset is guaranteed)         t <sub>VCC_RESET</sub> t <sub>VCC_RESET</sub> V <sub>BUF</sub> , Capacitor Monitor Disconnect Time (Figure 9) Disconnect Delay, Asynchronous Mode (Figure 9)         t <sub>POR_CAPTEST</sub> t <sub>CAPTEST_IIME</sub> Disconnect Rate         t <sub>POR_CAPTEST</sub> t <sub>CAPTEST_IIME</sub> t <sub>CAPTEST_IIME</sub> Serial Interface Timing (See Figure 6, C <sub>DOUT</sub> ≤ 80 pF, R <sub>DOUT</sub> ≥ 10 kΩ)         t <sub>SCLK</sub> t <sub>SCLK</sub> Clock (SCLK) high time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> )         t <sub>SCLK</sub> t <sub>SCLK</sub> Clock (SCLK) high time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> )         t <sub>SCLK</sub> t <sub>SCLK</sub> Clock (SCLK) high time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> )         t <sub>SCLK</sub> t <sub>SCLK</sub> Clock (SCLK) high time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> )         t <sub>SCLK</sub> t <sub>SCLK</sub> Clock (SCLK) high time (90% of V <sub>CC</sub> to 10% of V <sub>CC</sub> )         t <sub>SCLK</sub> t <sub>SCLK</sub> Clock (SCLK) high time (90% of V <sub>CC</sub> to 00µr = 10/90% of V <sub>CC</sub> )<	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

1. Parameters tested 100% at final test.

2. Parameters tested 100% at wafer probe.

3. Verified by characterization.

4. \* Indicates critical characteristic.

5. Verified by qualification testing.

6. Parameters verified by pass/fail testing in production.

7. Functionality guaranteed by modeling, simulation and/or design verification. Circuit integrity assured through IDDQ and scan testing. Timing is determined by internal system clock frequency.

8. N/A.

9. Verified by simulation.

10. N/A.

11. Measured at  $V_{CC}$  pin;  $V_{SYNC}$  guaranteed across full  $V_{IDLE}$  range.

12. Self-Test repeats on failure up to a ST\_RPT<sub>MAX</sub> times before transmitting Sensor Error Message.

13. N/A.

14. Thermal resistance between the die junction and the exposed pad; cold plate is attached to the exposed pad.

15. Filter cutoff frequencies are directly dependent upon the internal oscillator frequency.



Figure 5. Powerup Timing



Figure 6. Serial Interface Timing

## 3 Functional Description

## 3.1 User Accessible Data Array

A user accessible data array allows for each device to be customized. The array consists of an OTP factory programmable block, an OTP user programmable block, and read-only registers for device status. The OTP blocks incorporate independent error detection circuitry for fault detection (reference Section 3.2). Portions of the factory programmable array are reserved for factory-programmed trim values. The user accessible data is shown in Table 2.

Byte		Nibble		Bit Fu	nction		Nibble		Bit Fu	nction		
(XLong Msg)	Register	(Long Msg)	7	6	5	4	(Long Msg)	3	2	1	0	Туре
\$00	SN0	\$01	SN[7]	SN[6]	SN[5]	SN[4]	\$00	SN[3]	SN[2]	SN[1]	SN[0]	
\$01	SN1	\$03	SN[15]	SN[14]	SN[13]	SN[12]	\$02	SN[11]	SN[10]	SN[9]	SN[8]	
\$02	SN2	\$05	SN[23]	SN[22]	SN[21]	SN[20]	\$04	SN[19]	SN[18]	SN[17]	SN[16]	
\$03	SN3	\$07	SN[31]	SN[30]	SN[29]	SN[28]	\$06	SN[27]	SN[26]	SN[25]	SN[24]	
\$04	DEVCFG1	\$09	0	0	1	0	\$08	1	RNG[2]	RNG[1]	RNG[0]	
\$05	DEVCFG2	\$0B	1	0	0	0	\$0A	0	0	0	0	
\$06	DEVCFG3	\$0D	0	0	0	0	\$0C	0	0	0	0	
\$07	DEVCFG4	\$0F	0	0	0	0	\$0E	0	0	0	0	
\$08	DEVCFG5	\$11	0	0	0	0	\$10	0	0	0	0	
\$09	DEVCFG6	\$13	0	1	0	0	\$12	0	0	0	0	
\$0A	DEVCFG7	\$15	0	0	0	0	\$14	0	0	0	0	
\$0B	DEVCFG8	\$17	1	0	1	0	\$16	0	0	0	0	
\$0C	SC	\$19	0	TM_B	RESERVED	IDEN_B	\$18	OC_INIT_B	IDEF_B	OFF_B	0	1
\$0D	MFG_ID	\$1B	0	0	0	0	\$1A	0	0	0	0	]

#### Table 2. User Accessible Data

Type codes

R: Readable register via PSI5

## 3.1.1 Device Serial Number Registers

A unique serial number is programmed into the serial number registers of each device during manufacturing. The serial number is composed of the following information:

Bit Range	Content
SN[12:0]	Serial Number
SN[31:13]	Lot Number

Serial numbers begin at 1 for all produced devices in each lot and are sequentially assigned. Lot numbers begin at 1 and are sequentially assigned. No lot will contain more devices than can be uniquely identified by the 13-bit serial number. Depending on lot size and quantities, all possible lot numbers and serial numbers may not be assigned.

The serial number registers are included in the factory programmed OTP CRC verification. Reference Section 3.2 for details regarding the CRC verification. Beyond this, the contents of the serial number registers have no impact on device operation or performance, and are only used for traceability purposes.

## 3.1.2 Factory Configuration Register (DEVCFG1)

The factory configuration register is a factory programmed, read-only register which contains user specific device configuration information. The factory configuration register is included in the factory programmed OTP CRC verification.

Loc	ation	Bit								
Address	Register	7	6	5	4	3	2	1	0	
\$04	DEVCFG1	0	0	1	0	1	RNG[2]	RNG[1]	RNG[0]	
Factory Default		0	0	1	0	1	0	0	0	

## 3.1.2.1 Range Indication Bits (RNG[2:0])

The range indication bits are factory programmed and indicate the full-scale range of the device as shown below.

RNG[2]	RNG[1]	RNG[0]	Full-Scale Acceleration Range	g-Cell Design	PSI5 Init Data Transmission (D9) Reference Table 9
0	0	0	Reserved	N/A	0001
0	0	1	±60g	Medium-g	0111
0	1	0	Reserved	N/A	0010
0	1	1	±120g	Medium-g	1000
1	0	0	Reserved	N/A	0011
1	0	1	±240g	High-g	1001
1	1	0	Reserved	N/A	0100
1	1	1	±480g	High-g	1010

## 3.1.3 Status Check Register (SC)

The status check register is a read-only register containing device status information.

Loca	ation	Bit							
Address	Register	7	6 5 4 3 2						0
\$0C	SC	0	TM_B	RESERVED	IDEN_B	OC_INIT_B	IDEF_B	OFF_B	0

#### 3.1.3.1 Test Mode Flag (TM\_B)

The test mode bit is cleared if the device is in test mode.

TM_B	Operating Mode		
0	Test Mode is active		
1	Test Mode is not active		

## 3.1.3.2 Internal Data Error Flag (IDEN\_B)

The internal data error bit is cleared if a register data mismatch error detection is detected in the user accessible OTP array. A device reset is required to clear the error.

IDEN_B	Error Condition
0	Error detection mismatch in user programmable OTP array
1	No error detected

### 3.1.3.3 Offset Cancellation Init Status Flag (OC\_INIT\_B)

The offset cancellation initialization status bit is set once the offset cancellation initialization process is complete, and the filter has switched to normal mode.

OC_INIT_B	Error Condition
0	Offset Cancellation in initialization
1	Offset Cancellation initialization complete ( $t_{OC1}$ and $t_{OC2}$ expired)

#### 3.1.3.4 Internal Factory Data Error Flag (IDEF\_B)

The internal factory data error bit is cleared if a register data CRC fault is detected in the factory programmable OTP array. A device reset is required to clear the error.

IDEF_B	Error Condition
0	CRC error in factory programmable OTP array
1	No error detected

#### 3.1.3.5 Offset Error Flag (OFF\_B)

The offset error flag is cleared if the acceleration signal reaches the offset limit.

OFF_B	Error Condition
0	Offset error detected
1	No error detected

## 3.2 OTP Array CRC Verification

The Factory programmed OTP array is verified for errors with a 3-bit CRC. The CRC verification is enabled only when the factory programmed array is locked. The CRC verification uses a generator polynomial of  $g(x) = X^3 + X + 1$ , with a seed value = '111'.

The CRC is continuously calculated on the factory programmable array with the exception of the factory lock bits. Bits are fed in from right to left (LSB first), and top to bottom (lower addresses first) in the register map. The calculated CRC is then compared against the stored 3-bit CRC. If a CRC error is detected in the OTP array, the IDEF\_B bit is cleared in the SC register.

The CRC verification is completed on the memory registers which hold a copy of the fuse array values, not the fuse array values.

## 3.3 Voltage Regulators

The device derives its internal supply voltage from the V<sub>CC</sub> and V<sub>SS</sub> pins. Separate internal voltage regulators are used for the analog (V<sub>REGA</sub>) and digital circuitry (V<sub>REG</sub>). The analog and digital regulators are supplied by a buffer regulator (V<sub>BUF</sub>) to provide immunity from EMC and supply dropouts on V<sub>CC</sub>. External filter capacitors are required, as shown in Figure 1.

The voltage regulator module includes voltage monitoring circuitry which holds the device in reset following power-on until the internal voltages have increased above the under-voltage detection thresholds. The voltage monitor asserts internal reset when the external supply or internally regulated voltages fall below the under-voltage detection thresholds. A reference generator provides a reference voltage for the  $\Sigma\Delta$  converter.



Figure 7. Voltage Regulation and Monitoring

## 3.3.1 $V_{BUF}$ , $V_{REG}$ , and $V_{REGA}$ Regulator Capacitor

The internal regulators require an external capacitor between each of the regulator pins ( $V_{BUF}$ ,  $V_{REG}$ , or  $V_{REG}$ ) and the associated the  $V_{SS}$  /  $V_{SSA}$  pin for stability. Figure 1 shows the recommended types and values for each of these capacitors.

## 3.3.2 $V_{CC}$ , $V_{BUF}$ , $V_{REG}$ , and $V_{REGA}$ Under-Voltage Monitor

A circuit is incorporated to monitor the supply voltage ( $V_{CC}$ ) and all internally regulated voltages ( $V_{BUF}$ ,  $V_{REG}$ , and  $V_{REGA}$ ). If any of internal regulator voltages fall below the specified under-voltage thresholds in Section 2, the device will be reset. If  $V_{CC}$ falls below the specified threshold, PSI5 transmissions are terminated for the present response. Once the supply returns above the threshold, the device will restart PSI5 transmissions. Reference Figure 8.



Figure 8. V<sub>CC</sub> Micro-Cut Response

## 3.3.3 $V_{BUF^{\!\!\!\!\!}}\,V_{REG^{\!\!\!\!\!\!\!\!}}$ and $V_{REGA}$ Capacitance Monitor

A monitor circuit is incorporated to ensure predictable operation if the connection to the external  $V_{BUF}$ ,  $V_{REG}$ , or  $V_{REGA}$ , capacitor becomes open.

The  $V_{BUF}$  regulator is disabled  $t_{CAPTEST\_ADLY}$  seconds after each data transmission for a duration of  $t_{CAPTEST\_TIME}$  seconds. If the external capacitor is not present, the regulator voltage will fall below the internal reset threshold, forcing a device reset.

The  $V_{REG}$  and  $V_{REGA}$  regulators are disabled at a continuous rate ( $t_{CAPTEST\_RATE}$ ), for a duration of  $t_{CAPTEST\_TIME}$  seconds. If either external capacitor is not present, the associated regulator voltage will fall below the internal reset threshold, forcing a device reset.







Figure 10. V<sub>REG</sub> Capacitor Monitor



#### Figure 11. V<sub>REGA</sub> Capacitor Monitor

## 3.4 Internal Oscillator

A factory trimmed oscillator is included as specified in Section 2.

## 3.5 Acceleration Signal Path

#### 3.5.1 Transducer

The transducer is an overdamped mass-spring-damper system defined by the following transfer function: where:

$$H(s) = \frac{\omega_n^2}{s^2 + 2 \cdot \xi \cdot \omega_n \cdot s + \omega_n^2}$$

 $\zeta$  = Damping Ratio

$$\omega_n$$
 = Natural Frequency = 2 \*  $\Pi * f_n$ 

Reference Section 2.7 for transducer parameters.

#### **3.5.2** $\Sigma \Delta$ Converter

A sigma delta modulator converts the differential capacitance of the transducer to a 1 MHz data stream that is input to the DSP block.



Figure 12. ΣΔ Converter Block Diagram

## 3.5.3 Digital Signal Processing Block

A Digital Signal Processing (DSP) block is used to perform signal filtering and compensation. A diagram illustrating the signal processing flow within the DSP block is shown in Figure 13.



Figure 13. Signal Chain Diagram

	Description	Sample Time (µs)	Data Width (Bits)	Over Range (Bits	Signal Width (Bits)	Signal Noise (Bits)	Signal Margin (Bits)	Typical Block Latency	Reference
Α	SD	1	1		1			203/f	Section 3.5.2
В	SINC Filter	16	20		13			200/losc	Section 3.5.3.2
С	Low-Pass Filter	16	26	4	10	3	9	Reference Section 3.5.3.2	Section 3.5.3.2
D	Compensation	16	26	4	10	3	9	68/f	
Е	Down Sampling	16	26	4	10	3	9	00/1 <sub>OSC</sub>	
F	High-Pass Filter	16	26	4	10	3	9	Reference Section 3.5.3.3	Section 3.5.3.3
G	DSP Sampling	16			10			<u>۵/۴</u>	Section 3.5.3.5
	10-Bit Output Scaling				.0			"'OSC	0.0.0.0
Н	Interpolation	1			10			64/f <sub>osc</sub>	Section 3.5.3.5

#### 3.5.3.1 Decimation Sinc Filter

The serial data stream produced by the  $\Sigma\Delta$  converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 16.

$$H(z) \, = \, \left[ \frac{1-z^{-16}}{16 \times (1-z^{-1})} \right]^3$$



Figure 14. Sinc Filter Response,  $t_S = 16 \ \mu s$ 

#### 3.5.3.2 Low-Pass Filter

Data from the Sinc filter is processed by an infinite impulse response (IIR) low-pass filter.

$$H(z) = a_{0} \cdot \frac{(n_{11} \cdot z^{0}) + (n_{12} \cdot z^{-1}) + (n_{13} \cdot z^{-2})}{(d_{11} \cdot z^{0}) + (d_{12} \cdot z^{-1}) + (d_{13} \cdot z^{-2})} \cdot \frac{(n_{21} \cdot z^{0}) + (n_{22} \cdot z^{-1}) + (n_{23} \cdot z^{-2})}{(d_{11} \cdot z^{0}) + (d_{22} \cdot z^{-1}) + (d_{23} \cdot z^{-2})}$$

#### Table 4. Low-Pass Filter Coefficients

Description		Filter C	Group Delay		
	a <sub>0</sub>	5.189235225042199e-02			
	n <sub>11</sub>	1.629077582099646e-03	d <sub>11</sub>	1.0	
	n <sub>12</sub>	1.630351547919014e-03	d <sub>12</sub>	-9.481076477495780e-01	
400 Hz, 3-Pole LPF	n <sub>13</sub>	0	d <sub>13</sub>	0	2816/f <sub>osc</sub>
	n <sub>21</sub>	2.500977520825902e-01	d <sub>21</sub>	1.0	
	n <sub>22</sub> 4.999999235890745e-01		d <sub>22</sub>	-1.915847097557409e+00	
	n <sub>23</sub>	2.499023243303036e-01	d <sub>23</sub>	9.191065266874253e-01	

Note: Low-Pass Filter values do not include g-cell frequency response.



Figure 15. Low-Pass Filter Characteristics:  $f_{C}$  = 400 Hz, 3-Pole,  $t_{S}$  = 16  $\mu s$ 

#### 3.5.3.3 Offset Cancellation

The device provides an offset cancellation circuit to remove internal offset error. A block diagram of the offset cancellation is shown in Figure 16.



Figure 16. Offset Cancellation Block Diagram

The transfer function for the offset LPF is:

$$H(z) = ao_0 \cdot \frac{no_1 + (no_2 \cdot z^{-1})}{do_1 + (do_2 \cdot z^{-1})}$$

Response parameters are specified in Section 2 and the offset LPF coefficients are specified in Table 6.

During startup, two phases of the offset LPF are used to allow for fast convergence of the internal offset error during initialization. The timing and characteristics of each phase are shown in Table 5 and Table 6 and specified in Section 2. For more information regarding the startup timing, reference the PSI5 initialization information in Section 4.4. The offset low-pass filter used in normal operation is selected by the OC\_FILT bit as shown in Table 5.

During the Initialization Self-Test phase, the offset cancellation circuit output value is frozen.

During normal operation, output rate limiting is applied to the output of the high-pass filter. Rate limiting updates the offset cancellation output by  $OFF_{Step xx}$  LSB every  $t_{OffRate xx}$  seconds.

Table 5.	Offset	Cancellation	Startup	Characteristics	and	Timing
----------	--------	--------------	---------	-----------------	-----	--------

Offset Cancellation Startup Phase	Offset LPF	Output Rate Limiting	Total Time for Phase
1	10 Hz	Bypassed	80 ms
2	0.3 Hz	Bypassed	70 ms
Self-Test	0.3 Hz	Bypassed (Frozen during ST2)	96 ms per Self-Test Sequence (up to 6 repeats)
Complete	0.1 Hz	Enabled	N/A

#### Table 6. High-Pass Filter Coefficients

Description		Coef	ficients		Group Delay
	ao <sub>0</sub>	0.015956938266754			
10 Hz HPF	no <sub>1</sub>	0.499998132328277	do <sub>1</sub>	1.0	16.384 ms
	no <sub>2</sub>	0.499998132328277	do <sub>2</sub>	-0.984043061733246	
	ao <sub>0</sub>	0.000482380390167			
0.3 Hz HPF	no <sub>1</sub>	0.499938218213271	do <sub>1</sub>	1.0	537.6 ms
	no <sub>2</sub>	0.499938218213271	do <sub>2</sub>	-0.999517619609833	
	ao <sub>0</sub>	0.0001608133316040			
0.1 Hz HPF	no <sub>1</sub>	0.4999999403953552	do <sub>1</sub>	1.0	1591ms
	no <sub>2</sub>	0.4999999403953552	do <sub>2</sub>	-0.9998391270637512	



Figure 17. 10 Hz Offset Cancellation Low-Pass Filter Characteristics



Figure 18. 0.1 Hz Offset Cancellation Low-Pass Filter Characteristics

### 3.5.3.4 Offset Monitor

The device includes an offset monitor circuit. The output of the single pole low-pass filter in the offset cancellation block is continuously monitored against the offset limits specified in Section 2.4. An up/down counter is employed to count up If the output exceeds the limits, and to count down if the output is within the limits. The output of the counter is compared against the count limit OFFMON<sub>CNTLIMIT</sub>. If the counter exceeds the limit, the OFF\_B flag in the SC register is cleared. The counter rails once the max counter value is reached (OFFMON<sub>CNTSIZE</sub>). The offset monitor is disabled during Initialization Phase 1, Phase 2, and Phase 3.

#### 3.5.3.5 Data Interpolation

The device includes 16 to 1 linear data interpolation to minimize the system sample jitter. Each result produced by the digital signal processing chain is delayed one sample time.

#### 3.5.3.6 Output Scaling

The 26 bit digital output from the DSP is clipped and scaled to a 10-bit word which spans the acceleration range of the device. Figure 19 shows the method used to establish the output acceleration data word from the 26-bit DSP output.

0	ver Ran	ge		Signal						Noise				Margin							
D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8		D2	D1	D0
1	10-bit Da	ata Wor	ord         D21         D20         D19         D18         D17         D16         D15         D14         D13         D12         Using Rounding																		

Figure 19. 10-Bit Output Scaling Diagram

## 3.6 Overload Response

### 3.6.1 Overload Performance

The device is designed to operate within a specified range. Acceleration beyond that range (overload) impacts the output of the sensor. Acceleration beyond the range of the device can generate a DC shift at the output of the device that is dependent upon the overload frequency and amplitude. The g-cell is overdamped, providing the optimal design for overload performance. However, the performance of the device during an overload condition is affected by many other parameters, including:

- g-cell damping
- Non-linearity
- Clipping limits
- Symmetry

Figure 20 shows the g-cell, ADC and output clipping of The device over frequency. The relevant parameters are specified in Section 2.





## 3.6.2 Sigma Delta Modulator Over Range Response

Over Range conditions exist when the signal level is beyond the full-scale range of the device but within the computational limits of the DSP. The  $\Sigma\Delta$  converter can saturate at levels above those specified in Section 2 (G<sub>ADC\_CLIP</sub>). The DSP operates predictably under all cases of over range, although the signal may include residual high frequency components for some time after returning to the normal range of operation due to non-linear effects of the sensor.

# 4 **PSI5 Layer and Protocol**

## 4.1 Communication Interface Overview

The communication interface between a master device and the MMA51xx is established via a PSI5 compatible 2-wire interface. Figure 21 shows the PSI5 master to slave connections.



Figure 21. PSI5 Satellite Interface Diagram

## 4.2 Data Transmission Physical Layer

The device uses a two wire interface for both its power supply (V<sub>CC</sub>), and data transmission. Data transmissions from the device to the PSI5 master are accomplished via modulation of the current on the power supply line.

## 4.3 Data Transmission Data Link Layer

### 4.3.1 Bit Encoding

The device outputs data by modulation of the  $V_{CC}$  current using Manchester 2 Encoding. Data is stored in a transition occurring in the middle of the bit time. The signal idles at the normal quiescent supply current. A logic low is defined as an increase in current at the middle of a bit time. A logic high is defined as a decrease in current at the middle of a bit time. There is always a transition in the middle of the bit time. If consecutive "1" or "0" data are transmitted, There will also be a transition at the start of a bit time.



Figure 22. Manchester 2 Data Bit Encoding

## 4.3.2 Data Transmission

Transmission frames are composed of two start bits, a 10-bit data word, and error detection bit(s). Data words are transmitted least-significant bit (LSB) first. A typical Manchester-encoded transmission frame is illustrated in Figure 23.



#### Figure 23. Example Manchester Encoded Data Transfer - PSI5-x10P

#### 4.3.3 Error Detection

Error detection of the transmitted data is accomplished via a parity bit. Even parity is employed. The number of logic "1" bits in the transmitted message must be an even number.

## 4.3.4 Data Range Values

Table 8 shows the details for each data range.

Table	7.	PSI5	Data	Values
-------	----	------	------	--------

10-Bit Data Value		Description
Decimal	Hex	Description
+511	\$1FF	
•	•	
•	•	Deserved
•	•	Reserved
+502	\$1F6	
+501	\$1F5	
+500	\$1F4	Sensor Defect Error Message
+499	\$1F3	
•	•	
•	•	Reserved
•	•	
+489	\$1E9	
+488	\$1E8	Sensor Busy
+487	\$1E7	Sensor Ready
+486	\$1E6	Sensor Ready, but Unlocked
+485	\$1E5	
•	•	
•	•	Reserved
•	•	
+481	\$1E1	
+480	\$1E0	Maximum positive acceleration value
•	•	
•	•	
	<b>*</b> 00	Positive acceleration values
+3	\$03	
+2	\$02	
+1	\$01	On level
U	0	
-1	\$3FF	
-2	\$3FE	Negative acceleration values
-3	\$3FD	
•	•	
•	•	
490	¢220	Meximum pagetive appelaration value
-400	\$22U	
-401	⇒21F	
•	•	Initialization Data Codes
_106	\$210	
-430	\$20E	
-497	φ∠UF	
•	•	Block ID 1 - 16 (10-bit Mode) (IDx)
-512	\$200	

## 4.4 Initialization

Following powerup, the device proceeds through an initialization process which is divided into 3 phases:

- Initialization Phase 1: No Data transmissions occur
- Initialization Phase 2: Sensor self-test and transmission of configuration information
- Initialization Phase 3: Transmission of "Sensor Busy", and "Sensor Ready" / "Sensor Defect" message

Once initialization is completed the device begins normal mode operation, which continues as long as the supply voltage remains within the specified limits.



#### Figure 24. PSI5 Sensor 10-Bit Initialization

During PSI5 initialization, the device completes an internal initialization process consisting of the following:

- Power-on Reset
- Device Initialization
- Program Mode Entry Verification
- Offset Cancellation Initialization (2 Stages)
- Self-Test

Figure 25 shows the timing for internal and external initialization.



Figure 25. Initialization Timing

## 4.4.1 PSI5 Initialization Phase 1

During PSI5 initialization phase 1, the device begins internal initialization and self checks, but transmits no data. Initialization begins with the sequence below and shown in Figure 25:

- Internal Delay to ensure analog circuitry has stabilized (t<sub>INT\_INIT</sub>)
- Offset Cancellation phase 1 Initialization (t<sub>OC1</sub>)
- Offset Cancellation phase 2 Initialization (t<sub>OC2</sub>)

### 4.4.2 PSI5 Initialization Phase 2

During PSI5 initialization phase 2, the device continues it's internal self checks and transmits the PSI5 initialization phase 2 data. Initialization is transmitted using the initialization data codes and IDs specified in Table 9, and in the order shown in Figure 26.

			D1						D2						D32			
ID1 <sub>1</sub>	D1 <sub>1</sub>	ID1 <sub>2</sub>	D1 <sub>2</sub>	 ID1 <sub>k</sub>	D1 <sub>k</sub>	ID2 <sub>1</sub>	D2 <sub>1</sub>	ID2 <sub>2</sub>	D2 <sub>2</sub>	 ID2 <sub>k</sub>	D2 <sub>k</sub>	 ID32 <sub>1</sub>	D32 <sub>1</sub>	ID32 <sub>2</sub>	D32 <sub>2</sub>		ID32 <sub>k</sub>	D32 <sub>k</sub>
	Repeat k times				Repeat k times						Rep	eat k ti	mes					

#### Figure 26. PSI5 Initialization Phase 2 Data Transmission Order (10-bit Mode)

The Initialization phase 2 time is calculated with the following equation:

where:

k

- TRANS<sub>NIBBLE</sub> = # of Transmissions per Data Nibble 2 for 10-bit Data: 1 for ID, and 1 for Data
  - = the repetition rate for the data fields
- Data Fields = 32 data fields for 10-bit data

### 4.4.2.1 PSI5 Initialization Phase 2

In PSI5 initialization phase 2, the device transmits a sequence of sensor specific configuration and serial number information. The transmission data is in conformance with the PSI5 specification, Revision 1.3. The data content and transmission format is shown in Table 8 and Table 9. Times are calculated using the equation in Section 4.4.2.

#### Table 8. Initialization Phase 2 Time

Operating Mode	Repetition Rate (k)	# of Transmissions	Nominal Phase 2 Time
Synchronous Mode (500 µs)	4	256	128.0 ms

#### Table 9. PSI5 Initialization Phase 2 Data

PSI5 V1.2 Field ID #	PSI5 V1.2 Nibble ID #	Page Address	PSI5 Nibble Address	Register Address	Description	Value
F1	D1		0000	Hard-coded	Protocol Revision = V1.3	0100
F2	D2, D3		0001, 0010	Hard-coded	Number of Data Blocks = 32	0010 0000
F3	D4, D5		0100, 0110	MFG_ID	Manufacturer ID	0100 0110
F4	D6, D7		0101, 0110	Hard-coded	Sensor Type = Acceleration (high-g)	0000 0001
	D8		0111	Factory Programmed	Axis	0000
F5	D9	0	1000	±60g: 0111 ±120g: 1000 ±240g: 1001 ±480g: 1010	Range	Varies
F6	D10		1001	DEVCFG2[7:4]	Sensor Specific Information	0000
10	D11		1010	DEVCFG2[3:0]	Sensor Specific Information	0000
	D12		1011	Hard-coded	Product Revision	Factory
F7	D13		1100	Hard-coded	Product Revision	Factory
	D14		1101	DEVCFG6[3:0]	Product Revision	0000
	D15		1110			0001
F8	D16		1111	Factor	Programmed	0010
10	D17		0000		riogrammed	0000
	D18		0001			0000
	D19		0010	SN0 (High Nibble)	MMA51xx Serial Number	Factory
	D20		0011	SN0 (Low Nibble)	MMA51xx Serial Number	Factory
	D21		0100	SN1 (High Nibble)	MMA51xx Serial Number	Factory
	D22		0101	SN1 (Low Nibble)	MMA51xx Serial Number	Factory
	D23		0110	SN2 (High Nibble)	MMA51xx Serial Number	Factory
	D24	1	0111	SN2 (Low Nibble)	MMA51xx Serial Number	Factory
F۹	D25	I	1000	SN3 (High Nibble)	MMA51xx Serial Number	Factory
15	D26		1001	SN3 (Low Nibble)	MMA51xx Serial Number	Factory
	D27		1010			0000
	D28		1011			0000
	D29		1100	Factor	Programmed	0000
	D30		1101		, rogrammou	0000
	D31		1110			0000
	D32		1111			0000

## 4.4.3 Internal Self-Test

During PSI5 Initialization Phase 2 and Phase 3, the device completes it's internal self-test as described below and shown in Figure 25.

- Self-Test Phase 1 Raw Offset Calculation
  - The average offset is calculated for t<sub>ST1</sub> (Self-Test Disabled).
- Self-Test Phase 2 Self-Test Deflection Verification
  - The offset cancellation value is frozen for  $t_{ST2}$  + 2ms
  - Self-Test is enabled
  - After t<sub>ST2</sub>/2, the acceleration output value is averaged for t<sub>ST2</sub>/2 to determine the self-test value
  - The self-test value is compared against the limits specified in Section 2.5
  - Self-Test is disabled
- Self-Test Phase 3 Self-Test Normal Data Calculation
  - The average offset is calculated for t<sub>ST3</sub>
  - If Self-Test passed, the device advances to normal mode
  - If Self-Test failed, the device repeats Self-Test Phases 1 through 3 up to ST\_RPT times.

## 4.4.4 Initialization Phase 3

During PSI5 initialization phase 3, the device completes its internal self checks, and transmits a combination of "Sensor Busy", "Sensor Ready", or "Sensor Defect" messages as defined in Table 7. Self-Test is repeated on failure up to ST\_RPT times to provide immunity to misuse inputs during initialization. Self-Test terminates successfully after one successful self-test sequence.

Table 10 shows the nominal Initialization Phase 3 times for different self-test repeats. Times are calculated using the following equation.

 $t_{\text{PSI5INIT3}} = \text{ROUNDUP}\Big(\frac{(t_{\text{INTINIT}} + t_{\text{OC1}} + t_{\text{OC2}} + (t_{\text{ST1}} + t_{\text{ST2}} + t_{\text{ST3}}) \times (\text{STRPT} + 1)) - (t_{\text{PSI5INIT1}} + t_{\text{PSI5INIT2xx}})}{t_{\text{ASYNC}}} + 2\Big) \times t_{\text{ASYNC}}$ 

#### Table 10. Initialization Phase 3 Time

Operating Mode	Self-Test Repetitions	# of Sensor Busy Messages	# of Sensor Ready or Sensor Defect Messages	Nominal Phase 3 Time (ms)		
	0	2		0.91		
	1	423		96.90		
10 Bit Asynchronous Mode 0 (228 us)	2	844	2	192.89		
TO-Bit Asynchronous mode $0$ (220 µs)	3	1265	2	288.88		
	4	1686		384.86		
	5	5 2107				

## 4.5 Error Handling

## 4.5.1 Sensor Defect Message

The following failures will cause the device to transmit a "Sensor Defect" error message:

Error Condition	Error Type
Offset Error	Temporary (Normal transmissions continue once offset returns within limits)
Self-Test Failure	Latched until reset
IDEN_B, IDEF_B flag cleared	Latched until reset

#### 4.5.2 No Response Error

The following failures will cause the device to stop transmitting:

Error Condition	Error Type
Under-Voltage Failure (V <sub>CC</sub> )	Temporary: Normal transmissions continue once voltage returns above failure limit)

# 5 Package

## 5.1 Case Outline Drawing

Reference Freescale Case Outline Drawing # 98ASA00090D

http://www.freescale.com/files/shared/doc/package\_info/98ASA00090D.pdf

## 5.2 Recommended Footprint

Reference Freescale Application Note AN3111, latest revision:

http://www.freescale.com/files/sensors/doc/app\_note/AN3111.pdf

Revision number	Revision date	Description of changes
0	09/2012	Initial release.

#### How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.

Document Number: MMA51xxAKW Rev. 0 09/2012

