

7500-pixel CCD Linear Sensor (B/W)

Description

The ILX532A is a reduction type CCD linear sensor developed for high resolution copiers. This sensor reads A3-size documents at a density of 600DPI, at high speed.



Features

- Number of effective pixels: 7500 pixels
- Pixel size: 7μm × 7μm (7μm pitch)
- Clamp circuit are on-chip
- Signal output phase of two-output simultaneous-output (alternate-output is available)
- Ultra high sensitivity/Ultra low lag
- Max Data Rate: 40MHz
- Single 12V power supply
- Input Clock Pulse: CMOS 5V drive
- Package: 28 pin Cer-DIP (400mil)


Absolute Maximum Ratings

- Supply voltage V_{DD} 15 V
- Operating temperature -10 to +60 °C
- Storage temperature -30 to +80 °C

Pin Configuration (Top View)



Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	ϕ CLP-ODD	Clock pulse input (odd pixel)	15	NC	NC
2	ϕ RS-ODD	Clock pulse input (odd pixel)	16	GND	GND
3	ϕ LH-ODD	Clock pulse input (odd pixel)	17	V _{DD}	12V power supply
4	GND	GND	18	ϕ 1-EVEN	Clock pulse input (even pixel)
5	V _{OUT} -ODD	Signal out (odd pixel)	19	GND	GND
6	VGG	Output circuit gate bias	20	ϕ 2-EVEN	Clock pulse input (even pixel)
7	NC	NC	21	NC	NC
8	NC	NC	22	NC	NC
9	ϕ 2-ODD	Clock pulse input (odd pixel)	23	V _{DD}	12V power supply
10	ϕ 1-ODD	Clock pulse input (odd pixel)	24	V _{OUT} -EVEN	Signal out (even pixel)
11	V _{DD}	12V power supply	25	V _{DD}	12V power supply
12	ϕ ROG	Readout gate clock pulse input	26	ϕ LH-EVEN	Clock pulse input (even pixel)
13	NC	NC	27	ϕ RS-EVEN	Clock pulse input (even pixel)
14	NC	NC	28	ϕ CLP-EVEN	Clock pulse input (even pixel)

Recommended Supply Voltage

Item	Min.	Typ.	Max.	Unit
V _{DD}	11.4	12	12.6	V

Clock Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit
Input capacity of ϕ 1*1, ϕ 2*1	C ϕ 1, C ϕ 2	—	500	—	pF
Input capacity of ϕ LH*1	C ϕ LH	—	10	—	pF
Input capacity of ϕ RS*1	C ϕ RS	—	10	—	pF
Input capacity of ϕ CLP*1	C ϕ CLP	—	10	—	pF
Input capacity of ϕ ROG	C ϕ ROG	—	10	—	pF

*1 It indicates that ϕ 1-ODD, ϕ 1-EVEN as ϕ 1, ϕ 2-ODD, ϕ 2-EVEN as ϕ 2, ϕ LH-ODD, ϕ LH-EVEN as ϕ LH, ϕ RS-ODD, ϕ RS-EVEN as ϕ RS, ϕ CLP-ODD, ϕ CLP-EVEN as ϕ CLP.

Clock Frequency

	Symbol	Min.	Typ.	Max.	Unit
ϕ 1, ϕ 2, ϕ LH, ϕ RS, ϕ CLP	f ϕ 1, f ϕ 2, f ϕ LH, f ϕ RS, f ϕ CLP	—	1	20	MHz
Data rate	f ϕ R	—	2	40	MHz

Input Clock Pulse Voltage Condition

		Min.	Typ.	Max.	Unit
ϕ 1, ϕ 2, ϕ LH, ϕ RS, ϕ CLP, ϕ ROG pulse voltage	Low level	—	0	0.1	V
	High level	4.75	5.0	5.25	V

Electrooptical Characteristics (Note 1)

(Ta = 25°C, VDD = 12V, fφR = 2MHz, Input clock = 5Vp-p, Light source = 3200K, IR cut filter CM-500S (t = 1.0mm))

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Sensitivity 1	R1	8.2	11	13.8	V/(lx · s)	Note 2
Sensitivity 2	R2	—	25.1	—	V/(lx · s)	Note 3
Sensitivity nonuniformity	PRNU	—	4	10	%	Note 4
Saturation output voltage	VSAT	1.8	2.5	—	V	Note 5
Saturation exposure	SE	0.13	0.23	—	lx · s	Note 6
Register imbalance	RI	—	1	7	%	Note 7
Dark voltage average	VDRK	—	0.3	2.0	mV	Note 8
Dark signal nonuniformity	DSNU	—	0.6	5.0	mV	Note 9
Image lag	IL	—	0.02	—	%	Note 10
Supply current	IVDD	—	30	60	mA	—
Total transfer efficiency	TTE	92	98	—	%	—
Output impedance	Zo	—	150	—	Ω	—
Offset level	Vos	—	6.5	—	V	Note 11

Notes)

- In accordance with the given electrooptical characteristics, the even black level is defined as the average value of D6, D8, to D24. The odd black level is defined as the average value of D5, D7, to D23.
- For the sensitivity test light is applied with a uniform intensity of illumination.
- W lamp (2854K)
- PRNU is defined as indicated below. Ray incidence conditions are the same as for Note 2.

VOUT = 500mV (Typ.)

$$PRNU = \frac{(V_{MAX} - V_{MIN})/2}{V_{AVE}} \times 100 [\%]$$

The maximum output of each odd and even pixels is set to VMAX, the minimum output to VMIN and the average output to VAVE.

- Use below the minimum value of the saturation output voltage.


- Saturation exposure is defined as follows. $SE = \frac{VSAT}{R1}$

- RI is defined as indicated bellow. VOUT = 500mV (Typ.)


$$RI = \frac{|V_{ODD-AVE} - V_{EVEN-AVE}|}{\left(\frac{V_{ODD-AVE} + V_{EVEN-AVE}}{2}\right)} \times 100 [\%]$$

Where average of odd pixels output is set to VODD-AVE, even pixels to VEVEN-AVE.

- Optical signal accumulated time τ int stands at 10ms.
- The difference between the maximum and average values of the dark output voltage is calculated for even and odd respectively. The larger value is defined as the dark signal nonuniformity. Optical signal accumulated time τ int stands at 10ms.
- VOUT = 500mV (Typ.)
- Vos is defined as indicated below.




Clock Timing Chart 1 (simultaneous output)




Note) The transfer pulses (ϕ 1, ϕ 2, ϕ LH) must have more than 3797 cycles.

Clock Timing Chart 2




Clock Timing Chart 3




Clock timing of ϕ_1 , ϕ_2 , ϕ_{LH} , ϕ_{RS} , ϕ_{CLP} and V_{OUT} at odd or even are the same as timing chart 3 in the case of alternate output.

Clock Timing Chart 4


Cross point $\phi 1$ and $\phi 2$



Cross point ϕLH and $\phi 2$



Clock Timing Chart 5 (alternate output1)**




Note) The transfer pulses ($\phi 1$, $\phi 2$, ϕLH) must have more than 3797 cycles.
 *1 Alternate output is available by making $\phi 1$ -EVEN, $\phi 2$ -EVEN, ϕLH -EVEN, ϕRS -EVEN, ϕCLP -EVEN delayed to $\phi 1$ -ODD, $\phi 2$ -ODD, ϕLH -ODD, ϕRS -ODD, ϕCLP -ODD for half a cycle.

Clock Pulse Recommended Timing

Item	Symbol	Min.	Typ.	Max.	Unit
ϕ ROG, ϕ 1 pulse timing	t1	50	100	—	ns
ϕ ROG pulse high level period	t2	1000	1500	—	ns
ϕ ROG, ϕ 1 pulse timing	t3	1000	1500	—	ns
ϕ ROG pulse rise time	t4	0	5	10	ns
ϕ ROG pulse fall time	t5	0	5	10	ns
ϕ 1 pulse rise time/ ϕ 2 pulse fall time	t6	0	20	60	ns
ϕ 1 pulse fall time/ ϕ 2 pulse rise time	t7	0	20	60	ns
ϕ RS pulse high level period	t8	10	200* ¹	—	ns
ϕ RS, ϕ CLP pulse timing	t9	10	200* ¹	—	ns
ϕ RS pulse rise time	t10	0	10	30	ns
ϕ RS pulse fall time	t11	0	10	30	ns
ϕ CLP pulse high level period	t12	10	200* ¹	—	ns
ϕ CLP, ϕ LH pulse timing	t13	5	50* ¹	—	ns
ϕ CLP pulse rise time	t14	0	10	30	ns
ϕ CL pulse fall time	t15	0	10	30	ns
Signal output delay time	t16	—	8	—	ns
	t17	—	15	—	ns

*1 These timing is the recommended condition under $f\phi 1 = 1\text{MHz}$.






Application Circuit*1



*1 Data rate $f_{PR} = 2\text{MHz}$.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Example of Representative Characteristics ($V_{DD} = 12V$, $T_a = 25^\circ C$)



Notes of Handling

- 1) Static charge prevention
 CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
 - a) Either handle bare handed or use non chargeable gloves, clothes or material.
 Also use conductive shoes.
 - b) When handling directly use an earth band.
 - c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
 - d) Ionized air is recommended for discharge when handling CCD image sensor.
 - e) For the shipment of mounted substrates, use boxes treated for prevention of static charges.


2) Notes on Handling CCD Cer-DIP Packages

The following points should be observed when handling and installing cer-DIP packages.

- a) Remain within the following limits when applying static load to the ceramic portion of the package:

- (1) Compressive strength: 39N/surface (Do not apply load more than 0.7mm inside the outer perimeter of the glass portion.)
- (2) Shearing strength: 29N/surface
- (3) Tensile strength: 29N/surface
- (4) Torsional strength: 0.9Nm

- b) In addition, if a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portion. Therefore, for installation, either use an elastic load, such as a spring plate, or an adhesive.



- c) Be aware that any of the following can cause the glass to crack: because the upper and lower ceramic layers are shielded by low-melting glass,
 - (1) Applying repetitive bending stress to the external leads.
 - (2) Applying heat to the external leads for an extended period of time with soldering iron.
 - (3) Rapid cooling or heating.
 - (4) Rapid cooling or impact to a limited portion of the low-melting glass with a small-tipped tool such as tweezers.
 - (5) Prying the upper or lower ceramic layers away at a support point of the low-melting glass.

Note that the preceding notes should also be observed when removing a component from a board after it has already been soldered.


3) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an imaging device, do not use a solder suction equipment. When using an electric desoldering tool, ground the controller. For the control system, use a zero cross type.

- 4) Dust and dirt protection
 - a) Operate in clean environments.
 - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
 - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
 - d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- 5) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.

Package Outline Unit: mm

28pin DIP (400mil)



1. The height from the bottom to the sensor surface is $2.4\text{mm} \pm 0.3$.
2. The thickness of the cover glass is 0.8mm , and the refractive index is 1.5 .
3. The notches of the package must not be used for reference of fixing.

PACKAGE STRUCTURE

PACKAGE MATERIAL	Cer-DIP
LEAD TREATMENT	TIN PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	8.8g
DRAWING NUMBER	LS-C5(E)