

# PCA9509 Level translating I<sup>2</sup>C-bus/SMBus repeater Rev. 01 – 27 June 2006

**Product data sheet** 

# 1. General description

The PCA9509 is a level translating I<sup>2</sup>C-bus/SMBus repeater that enables processor low voltage 2-wire serial bus to interface with standard I<sup>2</sup>C-bus or SMBus I/O. While retaining all the operating modes and features of the I<sup>2</sup>C-bus system during the level shifts, it also permits extension of the I<sup>2</sup>C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling the I<sup>2</sup>C-bus or SMBus maximum capacitance of 400 pF on the higher voltage side. The SDA and SCL pins are over-voltage tolerant and are high-impedance when the PCA9509 is unpowered.

www.DataSheet4U.com

The bus port B drivers are compliant with SMBus I/O levels, while port A uses a current sensing mechanism to detect the input or output LOW signal which prevents bus lock-up. Port A uses a 1 mA current source for pull-up and a 200  $\Omega$  pull-down driver. This results in a LOW on the port A accommodating smaller voltage swings. The output pull-down on the port A internal buffer LOW is set for approximately 0.2 V, while the input threshold of the internal buffer is set about 50 mV lower than that of the output voltage LOW. When the port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on the port B drives a hard LOW and the input level is set at 0.3 of SMBus or I<sup>2</sup>C-bus voltage level which enables port B to connect to any other I<sup>2</sup>C-bus devices or buffer.

The PCA9509 drivers are not enabled unless V<sub>CC(A)</sub> is above 0.8 V and V<sub>CC(B)</sub> is above 2.5 V. The enable (EN) pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the EN pin when the bus is idle.

### 2. Features

- Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device
- Voltage level translation from port A (1 V to V<sub>CC(B)</sub> 1.0 V) to port B (3.0 V to 5.5 V)
- Requires no external pull-up resistors on lower voltage port A
- Active HIGH repeater enable input
- Open-drain inputs/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates Standard-mode and Fast-mode I<sup>2</sup>C-bus devices and multiple masters
- Powered-off high-impedance I<sup>2</sup>C-bus pins
- Operating supply voltage range of 1.0 V to V<sub>CC(B)</sub> 1.0 V on port A, 3.0 V to 5.5 V on port B
- 5 V tolerant port B SCL, SDA and enable pins




- 0 Hz to 400 kHz clock frequency
   Remark: The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: TSSOP8, SO8

# 3. Ordering information

www.DataSheet4U.com

Table 1.         Ordering information					
Type number	Topside	Package			
	mark	Name	Description	Version	
PCA9509DP	9509	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm	SOT505-1	
PCA9509D	PCA9509	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1	


# 4. Functional diagram



Level translating I<sup>2</sup>C-bus/SMBus repeater

# 5. Pinning information

### 5.1 Pinning



www.DataSheet4U.com

### 5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
V <sub>CC(A)</sub>	1	port A power supply
A1[1]	2	port A (lower voltage side)
A2 <mark>[1]</mark>	3	port A
GND	4	ground (0 V)
EN	5	enable input (active HIGH)
B2 <mark>[1]</mark>	6	port B (SMBus/I <sup>2</sup> C-bus side)
B1[1]	7	port B
V <sub>CC(B)</sub>	8	port B power supply

[1] Port A and port B can be used for either SCL or SDA.

# 6. Functional description

Refer to Figure 1 "Functional diagram of PCA9509".

The PCA9509 enables I<sup>2</sup>C-bus or SMBus translation down to V<sub>CC(A)</sub> as low as 1.0 V without degradation of system performance. The PCA9509 contains 2 bidirectional open-drain buffers specifically designed to support up-translation/down-translation between the low voltage and 3.3 V SMBus or 5 V I<sup>2</sup>C-bus. The port B I/Os are over-voltage tolerant to 5.5 V even when the device is unpowered.

The PCA9509 includes a power-up circuit that keeps the output drivers turned off until  $V_{CC(B)}$  is above 2.5 V and the  $V_{CC(A)}$  is above 0.8 V.  $V_{CC(B)}$  and  $V_{CC(A)}$  can be applied in any sequence at power-up. After power-up and with the EN pin HIGH, a LOW level on port A (below approximately 0.15 V) turns the corresponding port B driver (either SDA or SCL) on and drives port B down to about 0 V. When port A rises above approximately 0.15 V, the port B pull-down driver is turned off and the external pull-up resistor pulls the pin HIGH. When port B falls first and goes below  $0.3V_{CC(B)}$ , the port A driver is turned on and port A pulls down to 0.2 V (typical). The port B pull-down is not enabled unless the port A voltage goes below  $V_{ILc}$ . If the port A low voltage goes below  $V_{ILc}$ , the port B

www.DataSheet4U.com

#### Level translating I<sup>2</sup>C-bus/SMBus repeater

pull-down driver is enabled until port A rises above approximately 0.15 V ( $V_{ILc}$ ), then port B, if not externally driven LOW, will continue to rise being pulled up by the external pull-up resistor.

**Remark:** Ground offset between the PCA9509 ground and the ground of devices on port A of the PCA9509 must be avoided.

The reason for this cautionary remark is that a CMOS/NMOS open-drain capable of sinking 3 mA of current at 0.4 V will have an output resistance of 133  $\Omega$  or less (R = E / I). Such a driver will share enough current with the port A output pull-down of the PCA9509 to be seen as a LOW as long as the ground offset is zero. If the ground offset is greater than 0 V, then the driver resistance must be less. Since V<sub>ILc</sub> can be as low as 90 mV at cold temperatures and the low end of the current distribution, the maximum ground offset should not exceed 50 mV.

Bus repeaters that use an output offset are not interoperable with the port A of the PCA9509 as their output LOW levels will not be recognized by the PCA9509 as a LOW. If the PCA9509 is placed in an application where the  $V_{IL}$  of port A of the PCA9509 does not go below its  $V_{ILc}$  it will pull port B LOW initially when port A input transitions LOW but the port B will return HIGH, so it will not reproduce the port A input on port B. Such applications should be avoided.

Port B is interoperable with all I<sup>2</sup>C-bus slaves, masters and repeaters.

#### 6.1 Enable

The EN pin is active HIGH and allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up until after the system power-up reset. It should never change state during an  $I^2C$ -bus operation because disabling during a bus operation will hang the bus and enabling part way through a bus cycle could confuse the  $I^2C$ -bus parts being enabled.

The enable pin should only change state when the bus and the repeater port are in an idle state to prevent system failures.

#### 6.2 I<sup>2</sup>C-bus systems

As with the standard I<sup>2</sup>C-bus system, pull-up resistors are required to provide the logic HIGH levels on the buffered bus (standard open-collector configuration of the I<sup>2</sup>C-bus). The size of these pull-up resistors depends on the system. Each of the port A I/Os has an internal pull-up current source and does not require the external pull-up resistor. Port B is designed to work with Standard-mode and Fast-mode I<sup>2</sup>C-bus devices in addition to SMBus devices. Standard-mode I<sup>2</sup>C-bus devices only specify 3 mA output drive; this limits the termination current to 3 mA in a generic I<sup>2</sup>C-bus system where Standard-mode devices and multiple masters are possible. Under certain conditions higher termination currents can be used.


#### **Philips Semiconductors**

# PCA9509

#### Level translating I<sup>2</sup>C-bus/SMBus repeater


# 7. Application design-in information

A typical application is shown in Figure 4. In this example, the CPU is running on a 1.1 V  $I^{2}$ C-bus while the master is connected to a 3.3 V bus. Both buses run at 400 kHz. Master devices can be placed on either bus.



When port B of the PCA9509 is pulled LOW by a driver on the I<sup>2</sup>C-bus, a CMOS hysteresis detects the falling edge when it goes below  $0.3V_{CC(B)}$  and causes the internal driver on port A to turn on, causing port A to pull down to about 0.2 V. When port A of the PCA9509 falls, first a comparator detects the falling edge and causes the internal driver on port B to turn on and pull the port B pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 5 and Figure 6. If the bus master in Figure 4 were to write to the slave through the PCA9509, waveforms shown in Figure 5 would be observed on the B bus. This looks like a normal I<sup>2</sup>C-bus transmission.

On the A bus side of the PCA9509, the clock and data lines would have a positive offset from ground equal to the V<sub>OL</sub> of the PCA9509. After the 8<sup>th</sup> clock pulse, the data line will be pulled to the V<sub>OL</sub> of the master device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the LOW level set by the driver in the PCA9509 for a short delay while the B bus side rises above  $0.5V_{CC(B)}$ , then it continues HIGH. It is important to note that any arbitration or clock stretching events require that the LOW level on the A bus side at the input of the PCA9509 (V<sub>IL</sub>) is below V<sub>ILc</sub> to be recognized by the PCA9509 and then transmitted to the B bus side.




www.DataSheet4U.com



5 of 16

#### Level translating I<sup>2</sup>C-bus/SMBus repeater



www.DataSheet4U.com

## 8. Limiting values

#### Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Мах	Unit
V <sub>CC(B)</sub>	supply voltage port B		-0.5	+6.0	V
V <sub>CC(A)</sub>	supply voltage port A		-0.5	+6.0	V
V <sub>I/O</sub>	voltage on an input/output pin	port A	-0.5	+6.0	V
		port B; enable pin (EN)	-0.5	+6.0	V
I <sub>I/O</sub>	input/output current		-	±20	mA
l <sub>l</sub>	input current		-	±20	mA
P <sub>tot</sub>	total power dissipation		-	100	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating in free air	-40	+85	°C
Tj	junction temperature		-	+125	°C
T <sub>sp</sub>	solder point temperature	10 s max.	-	300	°C

## 9. Static characteristics

#### Table 4. Static characteristics

GND = 0 V;  $T_{amb} = -40 \circ C$  to +85  $\circ C$ ; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <mark>[1]</mark>	Max	Un
Supplies							
V <sub>CC(B)</sub>	supply voltage port B			3.0	-	5.5	V
V <sub>CC(A)</sub>	supply voltage port A			1.0	-	$V_{CC(B)}-1$	V
I <sub>CC(A)</sub>	supply current port A	all port A static HIGH		0.25	0.45	0.9	m/
		all port A static LOW		1.25	3.0	5	m/
I <sub>CC(B)</sub>	supply current port B	all port B static HIGH		0.5	0.9	1.1	m/
Input and	output of port A (A1 to A2)						
V <sub>IH</sub>	HIGH-level input voltage	port A		0.7V <sub>CC(A)</sub>	-	V <sub>CC(A)</sub>	V
V <sub>IL</sub>	LOW-level input voltage	port A	[2]	-0.5	-	+0.3	V
V <sub>ILc</sub>	contention LOW-level input voltage		[2]	-0.5	+0.15	-	V
V <sub>IK</sub>	input clamping voltage	$I_{L} = -18 \text{ mA}$		-1.5	-	-0.5	V
I <sub>LI</sub>	input leakage current	$V_I = V_{CC(A)}$		-	-	±1	μA
I <sub>IL</sub>	LOW-level input current		[3]	-1.5	-1.0	-0.45	m
V <sub>OL</sub>	LOW-level output voltage		[4]	-	0.2	0.35	V
V <sub>OL</sub> –V <sub>ILc</sub>	difference between LOW-level output and LOW-level input voltage contention		[5]	-	50	-	m
I <sub>LOH</sub>	HIGH-level output leakage current	V <sub>O</sub> = 1.1 V		-	-	10	μA
C <sub>io</sub>	input/output capacitance			-	6	7	рF
Input and	output of port B (B1 to B2)						
V <sub>IH</sub>	HIGH-level input voltage	port B		0.7V <sub>CC(B)</sub>	-	V <sub>CC(B)</sub>	V
V <sub>IL</sub>	LOW-level input voltage	port B		-0.5	-	+0.3V <sub>CC(B)</sub>	V
V <sub>IK</sub>	input clamping voltage	$I_{L} = -18 \text{ mA}$		-1.5	-	-0.5	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = 3.6 V		-1.0	-	+1.0	μA
IIL	LOW-level input current	$V_{I} = 0.2 V$		-	-	10	μA
V <sub>OL</sub>	LOW-level output voltage	$I_{OL} = 6 \text{ mA}$		-	0.1	0.2	V
I <sub>LOH</sub>	HIGH-level output leakage current	V <sub>O</sub> = 3.6 V		-	-	10	μA
C <sub>io</sub>	input/output capacitance			-	3	5	рF
Enable							
V <sub>IL</sub>	LOW-level input voltage			-0.5	-	+0.1V <sub>CC(A)</sub>	V
V <sub>IH</sub>	HIGH-level input voltage			0.9V <sub>CC(A)</sub>	-	V <sub>CC(B)</sub>	V
I <sub>IL(EN)</sub>	LOW-level input current on pin EN	V <sub>I</sub> = 0.2 V, EN; V <sub>CC</sub> = 3.6 V		-1	-	+1	μA
ILI	input leakage current			-1	-	+1	μA
Ci	input capacitance	V <sub>I</sub> = 3.0 V or 0 V		-	2	3	pF

[1] Typical values with  $V_{CC(A)} = 1.1$  V,  $V_{CC(B)} = 5.0$  V.

[2] V<sub>IL</sub> specification is for the falling edge seen by the port A input. V<sub>ILc</sub> is for the static LOW levels seen by the port A input resulting in port B output staying LOW.

7 of 16

[3] The port A current source has a typical value of about 1 mA, but varies with both  $V_{CC(A)}$  and  $V_{CC(B)}$ . Below  $V_{CC(A)}$  of about 0.7 V the port A current source current drops to 0 mA. The current source current dropping across the internal pull-down driver resistance of about 200  $\Omega$  defines the V<sub>OL</sub>.

## **10. Dynamic characteristics**

#### Table 5. **Dynamic characteristics** Symbol Parameter Conditions Min Max Unit Тур $V_{CC(A)} = 1.1 V; V_{CC(B)} = 3.3 V$ www.teth port B to port A [1] 69 109 216 ns <sup>[1]</sup> 63 port B to port A 140 HIGH-to-LOW propagation delay 86 t<sub>PHL</sub> ns LOW to HIGH output transition time port A 1 14 22 96 t<sub>TLH</sub> ns HIGH to LOW output transition time port A <sup>[1]</sup> 5 8.1 16 t<sub>THL</sub> ns [1] -69 -139 LOW-to-HIGH propagation delay port A to port B -91 t<sub>PLH</sub> ns LOW to HIGH propagation delay 2 port A to port B; measured from <sup>1</sup> 91 153 226 ns t<sub>PLH2</sub> the 50 % of initial LOW on port A to 1.5 V rising on port B HIGH-to-LOW propagation delay port A to port B 1 73 122 183 ns t<sub>PHL</sub> LOW to HIGH output transition time port B [1][2] \_ 61 t<sub>TLH</sub> ns HIGH to LOW output transition time port B 1 15 24 40 tтнi ns setup time EN HIGH before START condition 100 ns t<sub>su</sub> hold time EN HIGH after STOP condition 100 \_ th ns $V_{CC(A)} = 1.9 V; V_{CC(B)} = 5.0 V$ LOW-to-HIGH propagation delay port B to port A [1] 69 105 216 t<sub>PLH</sub> ns HIGH-to-LOW propagation delay port B to port A [1] 63 86 140 t<sub>РНI</sub> ns 1 14 LOW to HIGH output transition time port A 27 96 tтгн ns HIGH to LOW output transition time port A **[1]** 5 8 35 t<sub>THL</sub> ns LOW-to-HIGH propagation delay port A to port B [1] -69 -89 -139 t<sub>PLH</sub> ns LOW to HIGH propagation delay 2 port A to port B; measured from <sup>[1]</sup> 91 131 226 ns t<sub>PLH2</sub> the 50 % of initial LOW on port A to 1.5 V rising on port B [1] 73 HIGH-to-LOW propagation delay port A to port B 99 183 ns t<sub>PHL</sub> [1][2] LOW to HIGH output transition time port B 65 \_ t<sub>TLH</sub> ns <sup>[1]</sup> 15 HIGH to LOW output transition time port B 31 40 t<sub>THL</sub> ns setup time EN HIGH before START condition 100 -ns t<sub>su</sub> EN HIGH after STOP condition hold time 100 \_ t<sub>h</sub> ns

[1] Load capacitance = 50 pF; load resistance on port B = 1.35 k $\Omega$ .


[2] Value is determined by RC time constant of bus line.

<sup>[4]</sup> As long as the chip ground is common with the input ground reference the driver resistance may be as large as 120  $\Omega$ . However, ground offset will rapidly decrease the maximum allowed driver resistance.


<sup>[5]</sup> Guaranteed by design.

#### Level translating I<sup>2</sup>C-bus/SMBus repeater

#### 10.1 AC waveforms



### **11. Test information**



#### **Philips Semiconductors**

# **PCA9509**

Level translating I<sup>2</sup>C-bus/SMBus repeater

### 12. Package outline





Fig 11. Package outline SOT505-1 (TSSOP8)

Level translating I<sup>2</sup>C-bus/SMBus repeater



PCA9509 1

### 13. Soldering

www.DataSheet4U.com

#### **13.1** Introduction to soldering surface mount packages

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### 13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared

heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow temperatures range from 215 °C to 260 °C depending on solder paste material. The peak top-surface temperature of the packages should be kept below:

# Table 6.SnPb eutectic process - package peak reflow temperatures (from J-STD-020C<br/>July 2004)

Package thickness	Volume mm <sup>3</sup> < 350	Volume $mm^3 \ge 350$
< 2.5 mm	240 °C + 0/–5 °C	225 °C + 0/–5 °C
≥ 2.5 mm	225 °C + 0/–5 °C	225 °C + 0/–5 °C

# Table 7.Pb-free process - package peak reflow temperatures (from J-STD-020C July<br/>2004)

Package thickness	Volume mm <sup>3</sup> < 350	Volume mm <sup>3</sup> 350 to 2000	Volume mm <sup>3</sup> > 2000
< 1.6 mm	260 °C + 0 °C	260 °C + 0 °C	260 °C + 0 °C
1.6 mm to 2.5 mm	260 °C + 0 °C	250 °C + 0 °C	245 °C + 0 °C
$\geq$ 2.5 mm	250 °C + 0 °C	245 °C + 0 °C	245 °C + 0 °C

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### 13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):

- larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

www.DataSheet4U.com

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### 13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270  $^\circ\text{C}$  and 320  $^\circ\text{C}.$ 

#### 13.5 Package related soldering information

 Table 8.
 Suitability of surface mount IC packages for wave and reflow soldering methods

Package <sup>[1]</sup>	Soldering method		
	Wave	Reflow <sup>[2]</sup>	
BGA, HTSSONT <sup>[3]</sup> , LBGA, LFBGA, SQFP, SSOPT <sup>[3]</sup> , TFBGA, VFBGA, XSON	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>[4]</sup>	suitable	
PLCC <sup>[5]</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>[5][6]</sup>	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended <sup>[7]</sup>	suitable	
CWQCCNL <sup>[8]</sup> , PMFP <sup>[9]</sup> , WQCCNL <sup>[8]</sup>	not suitable	not suitable	

 For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

# 14. Abbreviations

Table 9.	Abbreviations
Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
CPU	Central Processing Unit
ESD	ElectroStatic Discharge
HBM	Human Body Model
I/O	Input/Output
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
MM	Machine Model
NMOS	Negative-channel Metal Oxide Semiconductor
RC	Resistor-Capacitor network
SMBus	System Management Bus

### **15. Revision history**

Table 10. Revisio	on history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9509_1	20060627	Product data sheet	-	-

www.DataSheet4U.com

# **16. Legal information**

#### 16.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.semiconductors.philips.com">http://www.semiconductors.philips.com</a>.

#### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.semiconductors.philips.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of Koninklijke Philips Electronics N.V.

# **17. Contact information**

For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

### **Philips Semiconductors**

# **PCA9509**

#### Level translating I<sup>2</sup>C-bus/SMBus repeater

#### **18. Contents**

1	l	General description 1
2	2	Features 1
3	3	Ordering information 2
4	l I	Functional diagram 2
5	5	Pinning information 3
5	5.1	Pinning 3
5	5.2	Pin description 3
6	5	Functional description 3
-	6.1	Enable 4
-	5.2	I <sup>2</sup> C-bus systems 4
www.Z	SataShe	Application design-in information 5
8	3	Limiting values 6
9	)	Static characteristics 7
1	0	Dynamic characteristics 8
1	0.1	AC waveforms 9
1	1	Test information 9
1	2	Package outline 10
1	3	Soldering 12
1	3.1	Introduction to soldering surface mount
		packages 12
	3.2	Reflow soldering 12
	3.3	Wave soldering 12
	3.4	Manual soldering 13
-	3.5	Package related soldering information 13
1	4	Abbreviations 14
1	5	Revision history 14
1	6	Legal information 15
1	6.1	Data sheet status 15
	6.2	Definitions 15
	6.3	Disclaimers
1	6.4	Trademarks 15
1	7	Contact information 15
1	8	Contents 16



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

For more information, please visit: http://www.semiconductors.philips.com. For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com.

Date of release: 27 June 2006 Document identifier: PCA9509\_1