TriQuint SEMICONDUCTOR

AGR26045EF
45 W, 2.535 GHz—2.655 GHz, N-Channel E-Mode, Lateral MOSFET

Introduction

The AGR26045EF is a high-voltage, gold-metalized, enhancement mode, laterally diffused metal oxide semiconductor (LDMOS) RF power transistor suitable for ultrahigh-frequency (UHF) applications, including multichannel multipoint distribution service (MMDS) for broadcasting and communications.



Figure 1. AGR26045EF (flanged) Package

Features

Typical performance for MMDS systems.
f = 2600 MHz, I_{DQ} = 430 mA, Vds = 28 V, adjacent channel BW = 3.84 MHz, 5 MHz offset; alternate channel BW = 3.84 MHz, 10 MHz offset. Typical P/A ratio of 9.8 dB at 0.01% (probability) CCDF*:
— Output power: 6.5 W.
— Power gain: 13 dB.
— Efficiency: 20% .
— ACPR: –34 dBc.
— ACLR1: –36 dBc.
— Return loss: –15 dB.
Typical pulsed P1dB, 6 µs pulse at 10% duty: 47 W.
High-reliability, gold-metalization process.
Low hot carrier injection (HCI) induced bias drift over 20 years.
Internally matched.
High gain, efficiency, and linearity.
Integrated ESD protection.
Device can withstand a 10:1 voltage standing wave ratio (VSWR) at 28 Vdc, 2600 MHz, 45 W continuous wave (CW) output power.
Large signal impedance parameters available.

*The test signal utilized is 4-channel W-CDMA Test Model 1. This test signal provides an equivalent reference (occupied bandwidth and waveform EPF) for the actual performance with an MMDS waveform.

Table 1. Thermal Characteristics

Parameter	Sym	Value	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	°C/W

Table 2. Absolute Maximum Ratings*

Parameter	Sym	Value	Unit
Drain-source Voltage	V_{DSS}	65	Vdc
Gate-source Voltage	V_{GS}	–0.5, +15	Vdc
Total Dissipation at T_C = 25 °C	P_D	117	W
Derate Above 25 °C	—	0.67	W/°C
Operating Junction Temperature	T_J	200	°C
Storage Temperature Range	T_{STG}	–65, +150	°C

* Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 3. ESD Rating*

AGR26045EF	Minimum (V)	Class
HBM	500	1B
MM	50	A
CDM	1500	4

* Although electrostatic discharge (ESD) protection circuitry has been designed into this device, proper precautions must be taken to avoid exposure to ESD and electrical overstress (EOS) during all handling, assembly, and test operations. PEAK Devices employs a human-body model (HBM), a machine model (MM), and a charged-device model (CDM) qualification requirement in order to determine ESD-susceptibility limits and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used in each of the models, as defined by JEDEC's JESD22-A114B (HBM), JESD22-A115A (MM), and JESD22-C101A (CDM) standards.

Caution: MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

Electrical Characteristics

Recommended operating conditions apply unless otherwise specified: T_C = 30 °C.

Table 4. dc Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Off Characteristics					
Drain-source Breakdown Voltage (V_{GS} = 0, I_D = 200μA	$V_{(BR)DSS}$	65	—	—	Vdc
Gate-source Leakage Current (V_{GS} = 5 V, V_{DS} = 0 V)	I_{GSS}	—	—	2	μAdc
Zero Gate Voltage Drain Leakage Current (V_{DS} = 28 V, V_{GS} = 0 V)	I_{DSS}	—	—	75	μAdc
On Characteristics					
Forward Transconductance (V_{DS} = 10 V, I_D = 0.5 A)	G_{FS}	—	3.2	—	S
Gate Threshold Voltage (V_{DS} = 10 V, I_D = 150 μA)	$V_{GS(TH)}$	—	—	4.8	Vdc
Gate Quiescent Voltage (V_{DS} = 28 V, I_D = 430 mA)	$V_{GS(Q)}$	—	3.8	—	Vdc
Drain-source On-voltage (V_{GS} = 10 V, I_D = 0.5 A)	$V_{DS(ON)}$	—	0.22	—	Vdc

Table 5. RF Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Dynamic Characteristics					
Reverse Transfer Capacitance (V_{DS} = 28 V, V_{GS} = 0, f = 1.0 MHz) (This part is internally matched on both the input and output.)	C_{RSS}	—	1.0	—	pF
Functional Tests (in Supplied Test Fixture)					
Common-source Amplifier Power Gain*	G_{PS}	—	13	—	dB
Drain Efficiency*	η	—	21	—	%
Third-order Intermodulation Distortion* (IM3 distortion measured over 3.84 MHz BW @ f1 – 10 MHz and f2 + 10 MHz)	IM3	—	–38	—	dBc
Adjacent Channel Power Ratio* (ACPR measured over BW of 3.84 MHz @ f1 – 5 MHz and f2 + 5 MHz)	ACPR	—	–40	—	dBc
Input Return Loss*	IRL	—	–15	—	dB
Power Output, 1 dB Compression Point (V_{DD} = 28 V, f_C = 2655.0 MHz. CW)	P_{1dB}	43	—	—	W
Output Mismatch Stress (V_{DD} = 28 V, P_{OUT} = 45 W (CW), I_{DQ} = 430 mA, f_C = 2655.0 MHz VSWR = 10:1; [all phase angles])	ψ	No degradation in output power.			

* 3GPP W-CDMA, typical P/A ratio of 8.5 dB at 0.01% CCDF, f1 = 2645 MHz, and f2 = 2655 MHz. V_{DD} = 28 Vdc, I_{DQ} = 430 mA, and P_{OUT} = 6.5 W avg.

Test Circuit Illustrations for AGR26045EF



A. Schematic



Parts List:

- Microstrip line: Z1 0.496 in. x 0.066 in.; Z2 0.235 in. x 0.066 in.; Z3 0.200 in. x 0.090 in.; Z4 0.142 in. x 0.090 in.; Z5 0.215 in. x 0.090 in.; Z6 0.320 in. x 0.470 in.; Z7 0.410 in. x 0.050 in.; Z8 0.155 in. x 0.170 in.; Z9 0.470 in. x 0.330 in.; Z10 0.670 in. x 0.050 in.; Z11 0.530 in. x 0.066 in.; Z12 0.670 in. x 0.066 in.
- *ATC*® chip capacitor: C1, C2, C5, C6: 4.7 pF 100B47_J500; C11: 0.1 pF 100A0R1J_500; C12: 1.5 pF 100A15JW; C13 0.3 pF 100B0R3BW.
- *Murata*® 0805 capacitor: C8: 0.1 μF.
- *Vitramon*® 1206 size capacitor C3, C7: 22000 pF.
- 1206 size chip resistor: R1; 12 Ω.
- *Fair-Rite*® ferrite bead FB1: 2743018447.
- *Kemet*® capacitor: C4, C10: 22 μF, 35 V; C9: 0.1 μF 1206 case.
- *Taconic*® ORCER RF-35: board material, 1 oz. copper, 30 mil thickness, εr = 3.5.

B. Component Layout

Figure 2. AGR26045EF Component Layout

Typical Performance Characteristics



MHz (f)	ZS Ω (complex source impedance)	ZL Ω (complex optimum load impedance)
2500 (f1)	13.4 – j9.0	7.2 – j7.1
2550 (f2)	12.8 – j9.3	6.7 – j7.1
2600 (f3)	12.2 – j9.5	6.2 – j6.5
2650 (f4)	11.6 – j9.6	5.7 – j5.9
2700 (f5)	11.1 – j9.7	5.4 – j5.4



Figure 3. Series Equivalent Input and Output Impedances

Typical Performance Characteristics (continued)



Figure 4. CW Broadband Performance



Test conditions:
Two-tone measurement @ 10 MHz tone spacing, V_{DD} = 28 V_{DC}, f1 = 2590 MHz, f2 = 2600 MHz.

Figure 5. IMD3 vs. Output Power and I_{DQ}

Typical Performance Characteristics (continued)



Test conditions:
Two-tone measurement @ 10 MHz tone spacing, V_{DD} = 28 V_{DC}, f1 = 2590 MHz, f2 = 2600 MHz.

Figure 6. Two-tone IMD vs. Power



Test conditions:
V_{DD} = 28 V, I_{DQ} = 430 mA, P_{OUT} = 45 W (PEP), f = 2595 MHz.

Figure 7. Two-tone IM3 vs. Tone Spacing

Typical Performance Characteristics (continued)



Test conditions:
Two-carrier W-CDMA 3GPP, peak-to-average = 8.5 dB @ 0.01% CCDF, f1 = 2590 MHz, f2 = 2600 MHz, V_{DD} = 28 V, I_{DQ} = 430 mA.

Figure 8. Gain, Efficiency, ACP, and IMD vs. Power



Test conditions:
Two-carrier W-CDMA 3GPP, peak-to-average = 8.5 dB @ 0.01% CCDF, P_{OUT} = 6.5 W, V_{DD} = 28 V, I_{DQ} = 430 mA.

Figure 9. Two-Carrier W-CDMA Broadband Performance

Typical Performance Characteristics (continued)



Test conditions:
Two-carrier W-CDMA 3GPP, peak-to-average = 8.5 dB @ 0.01% CCDF, P_{OUT} = 6.5 W, V_{DD} = 28 V, I_{DQ} = 430 mA.

Figure 10. Spectrum

Package Dimensions

All dimensions are in inches. Tolerances are ±0.005 in. unless specified.

AGR26045EF



Label Notes:

- M before the part number denotes model program. X before the part number denotes engineering prototype.
- The last two letters of the part number denote wafer technology and package type.
- YYWWLL is the date code including place of manufacture: year year work week (YYWW), LL = location (AL = Allentown, PA; T = Thailand). XXXXX = five-digit wafer lot number.
- ZZZZZZZ = seven-digit assembly lot number on production parts.
- ZZZZZZZZZZZZ = 12-digit (five-digit lot, two-digit wafer, and five-digit serial number) on models and engineering prototypes.