

CPM2-1200-0080B

Silicon Carbide Power MOSFET

Z-FET™ MOSFET

N-Channel Enhancement Mode

V_{DS}	1200 V
$I_D @ 25^\circ C$	31.6 A
$R_{DS(on)}$	80 mΩ

Features

- High Speed Switching with Low Capacitances
- High Blocking Voltage with Low $R_{DS(on)}$
- Easy to Parallel and Simple to Drive
- Avalanche Ruggedness
- Resistant to Latch-Up
- Halogen Free, RoHS Compliant


Benefits

- Higher System Efficiency
- Reduced Cooling Requirements
- Increased System Switching Frequency

Applications

- Solar Inverters
- High Voltage DC/DC Converters
- Motor Drives
- Switch Mode Power Supplies
- UPS

Package



Part Number	Package
CPM2-1200-0080B	Die

Maximum Ratings ($T_c = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
$I_{DS(DC)}$	Continuous Drain Current	31.6	A	$V_{GS} @ 20 V, T_c = 25^\circ C$	Note 1
		20		$V_{GS} @ 20 V, T_c = 100^\circ C$	
$I_{DS(pulse)}$	Pulsed Drain Current	60	A	Pulse width t_p limited by T_{jmax} $T_c = 25^\circ C$	
V_{GS}	Gate Source Voltage	-10/+25	V		
T_j, T_{stg}	Operating Junction and Storage Temperature	-55 to +150	°C		
T_L	Solder Temperature	260	°C		

Note 1: Assumes a $R_{\theta JC} < 0.60 \text{ K/W}$



Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	1200			V	$V_{GS} = 0 \text{ V}, I_D = 100 \mu\text{A}$	
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.7	2.2		V	$V_{DS} = 10 \text{ V}, I_D = 1 \text{ mA}$	Fig. 7
			3.2			$V_{DS} = 10 \text{ V}, I_D = 10 \text{ mA}$	
		1.2	1.7			$V_{DS} = 10 \text{ V}, I_D = 1 \text{ mA}$	
I_{DSS}	Zero Gate Voltage Drain Current		1	100	μA	$V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}$	
			10	250		$V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 150^\circ\text{C}$	
I_{GSS}	Gate-Source Leakage Current		0.25	μA	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$		
$R_{DS(\text{on})}$	Drain-Source On-State Resistance		80	98	$\text{m}\Omega$	$V_{GS} = 20 \text{ V}, I_D = 20 \text{ A}$	Fig. 7
			150	208		$V_{GS} = 20 \text{ V}, I_D = 20 \text{ A}, T_J = 150^\circ\text{C}$	
g_{fs}	Transconductance		9.8		S	$V_{DS} = 20 \text{ V}, I_{DS} = 20 \text{ A}$	Fig. 6
			8.5			$V_{DS} = 20 \text{ V}, I_{DS} = 20 \text{ A}, T_J = 150^\circ\text{C}$	
C_{iss}	Input Capacitance		950		pF	$V_{GS} = 0 \text{ V}$	Fig. 15
C_{oss}	Output Capacitance		80			$V_{DS} = 1000 \text{ V}$	
C_{rss}	Reverse Transfer Capacitance		6.5			$f = 1 \text{ MHz}$	
E_{oss}	C_{oss} Stored Energy		40		μJ	$V_{AC} = 25 \text{ mV}$	Fig. 14
R_G	Internal Gate Resistance		4.6		Ω	$f = 1 \text{ MHz}, V_{AC} = 25 \text{ mV}$	

Built-in SiC Body Diode Characteristics

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions	Note
V_{SD}	Diode Forward Voltage	3.3		V	$V_{GS} = -5 \text{ V}, I_F = 10 \text{ A}, T_J = 25^\circ\text{C}$	Fig. 9
		3.1			$V_{GS} = -2 \text{ V}, I_F = 10 \text{ A}, T_J = 25^\circ\text{C}$	
t_{rr}	Reverse Recovery Time	40		ns	$V_{GS} = -5 \text{ V}, I_F = 20 \text{ A}, T_J = 25^\circ\text{C}$ $V_R = 800 \text{ V}$ $di_F/dt = 350 \text{ A}/\mu\text{s}$	
Q_{rr}	Reverse Recovery Charge	165		nC		
I_{rrm}	Peak Reverse Recovery Current	6.4		A		

Gate Charge Characteristics

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions	Note
Q_{gs}	Gate to Source Charge	10.8		nC	$V_{DS} = 800 \text{ V}, V_{GS} = 0/20 \text{ V}$ $I_D = 20 \text{ A}$ Per JEDEC24 pg 27	Fig. 16
Q_{gd}	Gate to Drain Charge	18.0				
Q_g	Gate Charge Total	49.2				

* NOTE 1: For inductive and resistive switching data and waveforms please refer to data-sheet for packaged device. Part number C2M0080120D.

Typical Performance




Figure 1. Typical Output Characteristics $T_J = 25\text{ }^{\circ}\text{C}$




Figure 2. Typical Output Characteristics $T_J = 150\text{ }^{\circ}\text{C}$




Figure 3. Normalized On-Resistance vs. Temperature




Figure 4. On-Resistance vs. Drain Current




Figure 5. On-Resistance vs. Gate Voltage










Figure 6. Typical Transfer Characteristics

Typical Performance



Typical Performance




Figure 13. Typical 3rd Quadrant Characteristics
Characteristic $T_j = 150^\circ\text{C}$

Figure 14. Typical transfer Characteristics




Figure 15A and 15B. Typical Capacitances vs. Drain Voltage at $V_{GS} = 0 \text{ V}$ and $f = 1 \text{ MHz}$





Figure 16. Typical Gate Characteristic 25°C

Mechanical Parameters

Parameter	Typical Value	Unit
Die Dimensions (L x W)	3.10×3.36	mm
Exposed Source Pad Metal Dimensions (LxW) Each	1.04×1.43	mm
Gate Pad Dimensions (L x W)	0.80×0.50	mm
Die Thickness	180 ± 40	µm
Top Side Source metallization (Al)	4	µm
Top Side Gate metallization (Al)	4	µm
Bottom Drain metallization (Ni/Ag)	0.8 / 0.6	µm

Chip Dimensions



This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, air traffic control systems, or weapons systems.

Copyright © 2013 Cree, Inc. All rights reserved. The information in this document is subject to change without notice. Cree and the Cree logo are registered trademarks and Z-REC and Z-FET are trademarks of Cree, Inc.