

N-CHANNEL 24V - 0.0052 Ω - 60A DPAK/IPAK STripFET™ III POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	ID
STD90NH02L	24 V	< 0.006 Ω	60 A(2)
)		\ <i>1</i>


- TYPICAL $R_{DS}(on) = 0.0052 \Omega @ 10 V$
- TYPICAL R_{DS}(on) = 0.007 Ω @ 5 V
- R_{DS(ON)} * Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- THROUGH-HOLE IPAK (TO-251) POWER PACKAGE IN TUBE (SUFFIX "-1")
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION


The **STD90NH02L** utilizes the latest advanced design rules of ST's proprietary STripFETTM technology. This is suitable fot the most demanding DC-DC converter application where high efficiency is to be achieved.

APPLICATIONS

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC/DC CONVERTES



INTERNAL SCHEMATIC DIAGRAM



Ordering Information

j			
SALES TYPE	MARKING	PACKAGE	PACKAGING
STD90NH02LT4	D90NH02L	TO-252	TAPE & REEL
STD90NH02L-1	D90NH02L	TO-251	TUBE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
V _{spike(1)}	Drain-source Voltage Rating	30	V	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	24	V	
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	24	V	
V _{GS}	Gate- source Voltage	± 20	V	
I _D (2)	Drain Current (continuous) at T _C = 25°C	60	A	
I _D (2)	Drain Current (continuous) at T _C = 100°C	60	A	
I _{DM} (3)	Drain Current (pulsed)	240	A	
P _{tot}	Total Dissipation at $T_C = 25^{\circ}C$	95	W	
	Derating Factor	0.63	W/°C	
E _{AS} ⁽⁴⁾	Single Pulse Avalanche Energy	600	mJ	
T _{stg}	Storage Temperature	-55 to 175	°C	
Τ _i	Max. Operating Junction Temperature	-5510 175	C	

September 2003

THERMAL DATA

Rthj-case Rthj-amb	Thermal Resistance Junction-case Thermal Resistance Junction-ambient Maximum Lead Temperature For Soldering Purpose	Max Max	1.58 100 275	°C/W °C/W
11	Maximum Lead Temperature For Soldering Purpose		275	Ĵ

ELECTRICAL CHARACTERISTICS (T_{CASE} = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	ameter Test Conditions		Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 25 mA, V _{GS} = 0	24			V
IDSS	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = 20 V$ $V_{DS} = 20 V$ $T_{C} = 125^{\circ}C$			1 10	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±100	nA

ON (5)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I _D = 250 μA	1	1.8	2.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 5 V	I _D = 30 A I _D = 15 A		0.0052 0.007	0.006 0.011	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} ⁽⁵⁾	Forward Transconductance	V _{DS} = 10 V I _D = 30 A		40		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 15V f = 1 MHz V_{GS} = 0$		2850 800 120		pF pF pF
R _G	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1		Ω



ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time			13 75		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Source Gate Charge Gate-Drain Charge	V _{DD} = 10 V I _D = 60 A V _{GS} = 10 V		47.5 10 7	64	nC nC nC
Q _{oss} (6)	Output Charge	V _{DS} = 16 V V _{GS} = 0 V		18.8		nC
Q _{gls} (7)	Third-quadrant Gate Charge	V _{DS} < 0 V V _{GS} = 10 V		44		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	$ \begin{array}{ll} V_{DD} = 10 \ V & I_D = 30 \ A \\ R_G = 4.7 \Omega, & V_{GS} = 10 \ V \\ (\text{Resistive Load, Figure 3}) \end{array} $		50 18	24.3	ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Parameter Test Conditions		Min.	Тур.	Max.	Unit
I _{SD} I _{SDM}	Source-drain Current Source-drain Current (pulsed)					60 240	A A
V _{SD} (5)	Forward On Voltage	I _{SD} = 30 A	$V_{GS} = 0$			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 60 \text{ A}$ $V_{DD} = 16 \text{ V}$ (see test circu	di/dt = 100A/µs T _j = 150°C it, Figure 5)		35 35 2	47 47	ns nC A


 $^{(1)}$ Garanted when external Rg=4.7 Ω and $t_f < t_{fmax}.$ $^{(2)}$ Value limited by wire bonding $^{(3)}$ Pulse width limited by safe operating area. $^{(4)}$ Starting T_j = 25 °C, I_D = 30A, V_{DD} = 15V $\,$.

 $\stackrel{(5)}{=}$ Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %. $\stackrel{(6)}{=}$ $Q_{oss} = C_{oss}^*\Delta$ Vin , $C_{oss} = C_{gd} + C_{ds}$. See Appendix A $^{(7)}$ Gate charge for synchronous operation

Safe Operating Area





Thermal Impedance



3/12

Output Characteristics





Transfer Characteristics

3

0


20

40

60

80

Q₀(nC)





Normalized Gate Threshold Voltage vs Temperature

GC95920 Ros(on) $V_{GS} = 10V$ (norm) 10=30A 1.6 1.4 1.2 1.0 0.8 -50 0 50 100 (D°)LT

Normalized on Resistance vs Temperature







57

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



57


	mm			inch		
MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
2.2		2.4	0.086		0.094	
0.9		1.1	0.035		0.043	
0.7		1.3	0.027		0.051	
0.64		0.9	0.025		0.031	
5.2		5.4	0.204		0.212	
		0.85			0.033	
	0.3			0.012		
		0.95			0.037	
0.45		0.6	0.017		0.023	
0.48		0.6	0.019		0.023	
6		6.2	0.236		0.244	
6.4		6.6	0.252		0.260	
4.4		4.6	0.173		0.181	
15.9		16.3	0.626		0.641	
9		9.4	0.354		0.370	
0.8		1.2	0.031		0.047	
	0.9 0.7 0.64 5.2 0.45 0.45 0.48 6 6 6.4 4.4 15.9 9	0.9 0.7 0.64 5.2 0.3 0.45 0.48 6 6.4 4.4 15.9 9	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	






DIM.		mm			inch	
Dini.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
E	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039

TO-252 (DPAK) MECHANICAL DATA




57

57




TAPE AND REEL SHIPMENT (suffix "T4")*



9/12

APPENDIX A Buck Converter: Power Losses Estimation



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is emoved to allow for a safer working junction temperature.

The low side (SW2) device requires:

- Very low R_{DS(on)} to reduce conduction losses
- Small Q_{gls} to reduce the gate charge losses
- Small C_{oss} to reduce losses due to output capacitance
- Small Q_{rr} to reduce losses on SW₁ during its turn-on
- The C_{gd}/C_{gs} ratio lower than V_{th}/V_{gg} ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

• Small R_g and L_s to allow higher gate current peak and to limit the voltage feedback on the gate

ΔΥ/

- Small Qg to have a faster commutation and to reduce gate charge losses
- Low R_{DS(on)} to reduce the conduction losses.

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconduct	ion	$R_{_{DS(on)SW1}}*I_{L}^{2}*d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitchin	ıg	$V_{in} * (Q_{gsth(SW1)} + Q_{gd(SW1)}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
P _{diode}	Recovery	Not Applicable	$^{1}V_{in} * Q_{rr(SW2)} * f$
	Conduction	Not Applicable	$V_{f(SW2)} * I_L * t_{deadtime} * f$
Pgate(Qc)	$Q_{g(SW1)} * V_{gg} * f$	$\mathbf{Q}_{\mathrm{gls(SW2)}} * \mathbf{V}_{\mathrm{gg}} * \mathbf{f}$
P _{Qoss}		$\frac{V_{in} * Q_{oss(SW1)} * f}{2}$	$\frac{V_{in} * Q_{oss(SW2)} * f}{2}$

Parameter	Meaning
d	Duty-cycle
Qgsth	Post threshold gate charge
Q _{gls}	Third quadrant gate charge
Pconduction	On state losses
Pswitching	On-off transition losses
Pdiode	Conduction and reverse recovery diode losses
Pgate	Gate drive losses
PQoss	Output capacitance losses

¹ Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

