## Freescale Semiconductor, Inc.

MC68HC908QY4, MC68HC908QT4, MC68HC908QY2, MC68HC908QT2, MC68HC908QY1, MC68HC908QT1

## Introduction

This document provides an overview of the MC68HC908QY4, MC68HC908QT4, MC68HC908QY2, MC68HC908QT2, MC68HC908QY1, and MC68HC908QT1 devices. For complete details refer to the MC68HC908QY4 Data Sheet (Motorola document order number MC68HC908QY4/D).

## General Description

The MC68HC908QY4 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is a Complex Instruction Set Computer (CISC) with a Von Neumann architecture. All MCUs in the family use the enhanced $\mathrm{M} 68 \mathrm{HC08}$ central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

Table 1. MC Order Numbers

| MC Order Number | ADC | FLASH Memory | Package |
| :---: | :---: | :---: | :---: |
| MC68HC908QY1 | - | 1536 bytes | 16-pins PDIP, SOIC, and TSSOP |
| MC68HC908QY2 | Yes | 1536 bytes |  |
| MC68HC908QY4 | Yes | 4096 bytes |  |
| MC68HC908QT1 | - | 1536 bytes | $\begin{aligned} & \text { 8-pins } \\ & \text { PDIP, SOIC, } \\ & \text { and DFN } \end{aligned}$ |
| MC68HC908QT2 | Yes | 1536 bytes |  |
| MC68HC908QT4 | Yes | 4096 bytes |  |

Temperature and package designators:
$\mathrm{C}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$\mathrm{V}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ (available for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ only)
$\mathrm{M}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (available for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ only)
$\mathrm{P}=$ Plastic dual in-line package (PDIP)
DW = Small outline integrated circuit package (SOIC)
DT = Thin shrink small outline package (TSSOP)
$F Q=$ Dual flat no lead (DFN)
This product incorporates SuperFlash ${ }^{\circledR}$ technology licensed from SST.

## Features

Features include:

- High-performance M68HC08 CPU core
- Fully upward-compatible object code with M68HC05 Family
- $5-\mathrm{V}$ and $3-\mathrm{V}$ operating voltages ( $\mathrm{V}_{\mathrm{DD}}$ )
- $8-\mathrm{MHz}$ internal bus operation at $5 \mathrm{~V}, 4-\mathrm{MHz}$ at 3 V
- Trimmable internal oscillator
- 3.2 MHz internal bus operation
- 8-bit trim capability, $\pm 5 \%$ trimmed
- Auto wakeup from STOP capability
- Configuration (CONFIG) register for MCU configuration options, including low-voltage inhibit (LVI) trip point
- In-system FLASH programming
- FLASH security ${ }^{(1)}$
- On-chip in-application programmable FLASH memory (with internal program/erase voltage generation)
- MC68HC908QY4 and MC68HC908QT4 - 4096 bytes
- MC68HC908QY2, MC68HC908QY1, MC68HC908QT2, and MC68HC908QT1 - 1536 bytes
- 128 bytes of on-chip random-access memory (RAM)
- 2-channel, 16-bit timer interface module (TIM)
- 4-channel, 8-bit analog-to-digital converter (ADC) on MC68HC908QY2, MC68HC908QY4, MC68HC908QT2, and MC68HC908QT4
- 5 or 13 bidirectional input/output (I/O) lines and one input only:
- High current sink/source capability on all port pins
- Selectable pullups on all ports, selectable on an individual bit basis
- 6-bit keyboard interrupt with wakeup feature (KBI)
- Low-voltage inhibit (LVI) module features software selectable trip point in CONFIG register

1. No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the FLASH difficult for unauthorized users.

## Freescale Semiconductor, Inc.

- System protection features:
- Computer operating properly (COP) watchdog
- Low-voltage detection with reset
- Illegal opcode detection with reset
- Illegal address detection with reset
- External asynchronous interrupt pin with internal pullup (IRQ) shared with general-purpose input pin
- Master asynchronous reset pin ( $\overline{\mathrm{RST}})$ shared with general-purpose I/O pin
- Power-on reset
- Internal pullups on $\overline{\mathrm{IRQ}}$ and $\overline{\mathrm{RST}}$ to reduce external components
- Memory mapped I/O registers
- Power saving stop and wait modes
- MC68HC908QY4, MC68HC908QY2, and MC68HC908QY1 are available in these packages:
- 16-pin plastic dual in-line package (PDIP)
- 16-pin small outline integrated circuit (SOIC) package
- 16-pin thin shrink small outline package (TSSOP)
- MC68HC908QT4, MC68HC908QT2, and MC68HC908QT1 are available in these packages:
- 8-pin PDIP
- 8-pin SOIC
- 8-pin dual flat no lead (DFN)


## MCU Block Diagram

## See Figure 1.

## Memory

The central processor unit (CPU08) can address 64 Kbytes of memory space. The memory map is shown in Figure 3.

Addresses \$0000-\$003F, shown in Figure 4, contain most of the control, status, and data registers.

The vector addresses are shown in Table 3.

## Freescale Semiconductor, Inc.


$\overline{\mathrm{RST}}, \overline{\mathrm{IRQ}}$ : Pins have internal (about 30K Ohms) pull up
PTA[0:5]: High current sink and source capability
PTB[0:7]: Not available on 8-pin devices - MC68HC908QT1, MC68HC908QT2, and MC68HC908QT4
Figure 1. Block Diagram

## Freescale Semiconductor, Inc.

## Pin Assignments



Figure 2. MCU Pin Assignments

## Freescale Semiconductor, Inc.

## Pin Functions

Table 2 provides a description of the pin functions.
Table 2. Pin Functions

| Pin Name | Description | Input/Output |
| :---: | :---: | :---: |
| $V_{D D}$ | Power supply | Power |
| $\mathrm{V}_{S S}$ | Power supply ground | Power |
| PTAO | PTAO - General purpose I/O port | Input/Output |
|  | ADO - A/D channel 0 input | Input |
|  | TCH0 - Timer Channel 0 I/O | Input/Output |
|  | KBIO - Keyboard interrupt input 0 | Input |
| PTA1 | PTA1 - General purpose I/O port | Input/Output |
|  | AD1 - A/D channel 1 input | Input |
|  | TCH1 - Timer Channel 1 I/O | Input/Output |
|  | KBI1 - Keyboard interrupt input 1 | Input |
| PTA2 | PTA2 - General purpose input-only port | Input |
|  | $\overline{\mathrm{IRQ}}$ - External interrupt with programmable pullup and Schmitt trigger input | Input |
|  | KBI2 - Keyboard interrupt input 2 | Input |
| PTA3 | PTA3 - General purpose I/O port | Input/Output |
|  |  | Input |
|  | KBI3 — Keyboard interrupt input 3 | Input |
| PTA4 | PTA4 - General purpose I/O port | Input/Output |
|  | OSC2 - XTAL oscillator output (XTAL option only) <br> RC or internal oscillator output (OSC2EN = 1 in PTAPUE register) | Output Output |
|  | AD2 - A/D channel 2 input | Input |
|  | KBI4 - Keyboard interrupt input 4 | Input |
| PTA5 | PTA5 - General purpose I/O port | Input/Output |
|  | OSC1 - XTAL, RC, or external oscillator input | Input |
|  | AD3 - A/D channel 3 input | Input |
|  | KBI5 - Keyboard interrupt input 5 | Input |
| PTB[0:7] ${ }^{(1)}$ | 8 general-purpose I/O ports. | Input/Output |

1. The PTB pins are not available on the 8-pin packages.

Freescale Semiconductor, Inc.


Figure 3. Memory Map

## Freescale Semiconductor, Inc.

## MC68HC908QY4SM/D

Addr.
Register
$\$ 0000$
\$0001
\$0002
\$0003
\$0004
\$0006
\$0007-
\$000A
\$000B
\$000C
\$000D-
\$0019
\$001A
\$001B
\$001C
\$001D
\$001E
\$001F
\$0020
\$0021
\$0022
\$0023
\$0024
\$0025
\$0026
\$0027
\$0028
\$0029
\$002A
\$002B-
\$0035
\$0036
$\$ 0037$
\$0038
\$0039-
\$003B
\$003C
\$003D
\$003E
\$003F

| Register | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PTA | R | AWUL | PTA5 | PTA4 | PTA3 | PTA2 | PTA1 | PTA0 |
| PTB | PTB7 | PTB6 | PTB5 | PTB4 | PTB3 | PTB2 | PTB1 | PTB0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| DDRA | R | R | DDRA5 | DDRA4 | DDRA3 | 0 | DDRA1 | DDRAO |
| DDRB | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| PTAPUE | OSC2EN | 0 | PTAPUE5 | PTAPUE4 | PTAPUE3 | PTAPUE2 | PTAPUE1 | PTAPUE0 |
| PTBPUE | PTBPUE7 | PTBPUE6 | PTBPUE5 | PTBPUE4 | PTBPUE3 | PTBPUE2 | PTBPUE1 | PTBPUE0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| KBSCR | 0 | 0 | 0 | 0 | KEYF | ACKK | IMASKK | MODEK |
| KBIER | 0 | AWUIE | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIE0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| INTSCR | 0 | 0 | 0 | 0 | IRQF1 | ACK1 | IMASK1 | MODE1 |
| CONFIG2 | IRQPUD | IRQEN |  | OSCOPT1 | OSCOPTO |  |  | RSTEN |
| CONFIG1 | COPRS | LVISTOP | LVIRSTD | LVIPWRD | LVI50R3 | SSREC | STOP | COPD |
| TSC | TOF | TOIE | TSTOP | TRST | 0 | PS2 | PS1 | PSO |
| TCNTH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| TCNTL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| TMODH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| TMODL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| TSCO | CHOF | CHOIE | MSOB | MSOA | ELSOB | ELSOA | TOV0 | CHOMAX |
| TCHOH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| TCHOL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| TSC1 | CH1F | CH1IE | 0 | MS1A | ELS1B | ELS1A | TOV1 | CH1MAX |
| TCH1H | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| TCH1L | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| OSCSTAT |  |  |  |  |  |  | ECGON | ECGST |
| Unimplemented |  |  |  |  |  |  |  |  |
| OSCTRIM | TRIM7 | TRIM6 | TRIM5 | TRIM4 | TRIM3 | TRIM2 | TRIM1 | TRIM0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| Unimplemented |  |  |  |  |  |  |  |  |
| ADSCR | COCO | AIEN | ADCO | CH4 | CH3 | CH2 | CH1 | CH0 |
| Unimplemented |  |  |  |  |  |  |  |  |
| ADR | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 |
| ADICLK | ADIV2 | ADIV1 | ADIV0 | 0 | 0 | 0 | 0 | 0 |

$\square=$ Unimplemented or Reserved
Figure 4. Control, Status, and Data Registers (Sheet 1 of 2)

## Freescale Semiconductor, Inc.

Addr.

| Register | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BSR |  |  |  |  |  |  | SBSW |  |
| SRSR | POR | PIN | COP | ILOP | ILAD | MODRST | LVI | 0 |
| BRKAR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | BDCOP |
| BFCR | BCFE |  |  |  |  |  |  |  |
| INT1 | 0 | IF5 | IF4 | IF3 | 0 | IF1 | 0 | 0 |
| INT2 | IF14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INT3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IF15 |
| Reserved |  |  |  |  |  |  |  |  |
| FLCR | 0 | 0 | 0 | 0 | HVEN | MASS | ERASE | PGM |
| BRKH | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| BRKL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| BRKSCR | BRKE | BRKA | 0 | 0 | 0 | 0 | 0 | 0 |
| LVISR | LVIOUT | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Reserved for FLASH Test |  |  |  |  |  |  |  |  |
| Reserved for FLASH Test |  |  |  |  |  |  |  |  |
| FLBPR | BPR7 | BPR6 | BPR5 | BPR4 | BPR3 | BPR2 | BPR1 | BPRO |
| Reserved |  |  |  |  |  |  |  |  |
| TRIMLOC | NON-VOLATILE TRIM ADJUSTMENT VALUE |  |  |  |  |  |  |  |
| Reserved |  |  |  |  |  |  |  |  |
| COPCTL | WRITE ANY VALUE TO RESET COP WATCHDOG |  |  |  |  |  |  |  |
|  | = Unimplemented or Reserved |  |  |  |  |  |  |  |

Figure 4. Control, Status, and Data Registers (Sheet 2 of 2)
Table 3. Vector Addresses

| Vector Priority | Vector | Address | Vector |
| :---: | :---: | :---: | :---: |
| Lowest A | IF15 | \$FFDE | ADC conversion complete vector (high) |
|  |  | \$FFDF | ADC conversion complete vector (low) |
|  | IF14 | \$FFE0 | Keyboard vector (high) |
|  |  | \$FFE1 | Keyboard vector (low) |
|  | IF13 through IF6 | - | Not used |
|  | IF5 | \$FFF2 | TIM overflow vector (high) |
|  |  | \$FFF3 | TIM overflow vector (low) |
|  | IF4 | \$FFF4 | TIM Channel 1 vector (high) |
|  |  | \$FFF5 | TIM Channel 1 vector (low) |
|  | IF3 | \$FFF6 | TIM Channel 0 vector (high) |
|  |  | \$FFF7 | TIM Channel 0 vector (low) |
|  | IF2 | - | Not used |
|  | IF1 | \$FFFA | $\overline{\mathrm{IRQ}}$ vector ( high ) |
|  |  | \$FFFB | $\overline{\mathrm{IRQ}}$ vector (low) |
|  | - | \$FFFC | SWI vector (high) |
|  |  | \$FFFD | SWI vector (low) |
| $\downarrow$ | - | \$FFFE | Reset vector (high) |
| Highest |  | \$FFFF | Reset vector (low) |

## Freescale Semiconductor, Inc.

## FLASH Module

The FLASH memory consists of an array of 4096 or 1536 bytes with an additional 80 bytes for user vectors and miscellaneous. The minimum size of FLASH memory that can be erased is 64 bytes; and the maximum size of FLASH memory that can be programmed in a program cycle is 32 bytes (a row). Program and erase operations are facilitated through control bits in the FLASH control register (FLCR). Details for these operations appear later in this section. The address ranges for the user memory and vectors are:

- \$EE00-\$FDFF; user memory, 4096 bytes: MC68HC908QY4 and MC68HC908QT4
- \$F800-\$FDFF; user memory, 1536 bytes: MC68HC908QY2, MC68HC908QT2, MC68HC908QY1 and MC68HC908QT1
- \$FFB0-\$FFFF; user interrupt vectors etc., 80 bytes.

NOTE: An erased bit reads as logic 1 and a programmed bit reads as logic 0 . A security feature prevents unauthorized viewing of the FLASH contents.

FLASH Control Register

FLASH Page Erase Operation

Use the following procedure to erase a page of FLASH memory. A page consists of 64 consecutive bytes starting from addresses \$XX00, \$XX40, $\$ X X 80$, or \$XXC0. The 80-byte user interrupt vectors area includes two pages (\$FFB0-\$FFBF and \$FFC0-\$FFFF). Any FLASH memory page can be erased alone.

1. Set the ERASE bit and clear the MASS bit in the FLASH control register.
2. Read the FLASH block protect register (\$FFBE).
3. Write any data to any FLASH location within the address range of the block to be erased.
4. Wait for a time, $\mathrm{t}_{\mathrm{nvs}}$ (minimum $10 \mu \mathrm{~s}$ ).
5. Set the HVEN bit.
6. Wait for a time, $\mathrm{t}_{\text {Erase }}$ (minimum 1 ms or 4 ms ).
7. Clear the ERASE and MASS bits.
8. Wait for a time, $\mathrm{t}_{\mathrm{nvh}}$ (minimum $5 \mu \mathrm{~s}$ ).
9. Clear the HVEN bit.
10. After time, $\mathrm{t}_{\mathrm{rcv}}$ (typical $1 \mu \mathrm{~s}$ ), the memory can be accessed in read mode again.
NOTE: Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. These operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

In applications that need up to 10,000 program/erase cycles, use the 4 ms page erase specification to get improved long-term reliability. Any application can use this 4 ms page erase specification. However, in applications where a FLASH location will be erased and reprogrammed less than 1000 times, and speed is important, use the 1 ms page erase specification to get a lower minimum erase time.

FLASH Program Operation

Programming of the FLASH memory is done on a row basis. A row consists of 32 consecutive bytes starting from addresses \$XX00, \$XX20, \$XX40, \$XX60, \$XX80, \$XXA0, \$XXC0, or \$XXE0. Use the following step-by-step procedure to program a row of FLASH memory.
NOTE: Only bytes which are currently \$FF may be programmed.

1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
2. Read from the FLASH block protect register (\$FFBE).
3. Write any data to any FLASH location within the address range desired.
4. Wait for a time, $\mathrm{t}_{\text {nvs }}$ (minimum $10 \mu \mathrm{~s}$ ).
5. Set the HVEN bit.
6. Wait for a time, $\mathrm{t}_{\mathrm{pgs}}$ (minimum $5 \mu \mathrm{~s}$ ).
7. Write data to the FLASH address being programmed ${ }^{(1)}$.
8. Wait for time, $\mathrm{t}_{\text {PROG }}$ (minimum $30 \mu \mathrm{~s}$ ).
9. Repeat step 6 and 7 until desired bytes within the row are programmed.
10. Clear the PGM bit ${ }^{(1)}$.
[^0]
## Freescale Semiconductor, Inc.

## FLASH Block Protect Register

11. Wait for time, $\mathrm{t}_{\mathrm{nvh}}$ (minimum $5 \mu \mathrm{~s}$ ).
12. Clear the HVEN bit.
13. After time, $\mathrm{t}_{\mathrm{rcv}}$ (typical $1 \mu \mathrm{~s}$ ), the memory can be accessed in read mode again.

NOTE: Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. These operations must be performed in the order shown, other unrelated operations may occur between the steps. Do not exceed $t_{\text {PROG }}$ maximum.

The FLASH block protect register is implemented as a byte within the FLASH memory, and therefore it is programmed using a FLASH memory byteprogramming operation. The value in this register determines the starting address of the protected range within the FLASH memory. The FLASH is protected from this address to the end of FLASH memory at \$FFFF.

| \$FFBE |
| :---: |
| Bit 7 |
| B | | BPR7 | BPR6 | BPR5 | BPR4 | BPR3 | BPR2 | BPR1 | BPR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Reset: Unaffected by reset. Initial value from factory is all 1's.
Figure 6. FLASH Block Protect Register (FLBPR)

BPR[7:0] — FLASH Protection Register Bits [7:0]


Figure 7. FLASH Block Protect Start Address
Table 4. Examples of Protect Start Address

| BPR[7:0] | Start of Address of Protect Range |
| :---: | :---: |
| $\$ 00-\$ B 8$ | The entire FLASH memory is protected. |
| \$B9 (1011 1001) | \$EE40 (1110 1110 0100 0000) |
| \$BA (1011 1010) | \$EE80 (1110 1110 1000 0000) |
| \$BB (1011 1011) | \$EEC0 $(1110 \mathbf{1 1 1 0} \mathbf{1 1 0 0} 0000)$ |
| \$BC (1011 1100) | \$EF00 (1110 1111 0000 0000) |
| and so on... |  |
| \$DE (1101 1110) | \$F780 (1111 0111 1000 0000) |
| \$DF (1101 1111) | \$F7C0 $(1111 \mathbf{0 1 1 1 1 1 0 0 ~ 0 0 0 0 )}$ |
| \$FE (1111 1110) | \$FF80 (1111 1111 1000 0000) |
| \$FF | FLBPR, OSCTRIM, and vectors are protected |
| The entire FLASH memory is not protected. |  |

## Configuration Registers (CONFIG1, CONFIG2)

The configuration registers are used to initialize various options. The configuration registers can each be written once after each reset. Most of the configuration register bits are cleared during reset. Since the various options affect the operation of the microcontroller unit (MCU) it is recommended that these registers be written immediately after reset. The configuration registers are located at $\$ 001 \mathrm{E}$ and $\$ 001 \mathrm{~F}$, and may be read at anytime.

| \$001E | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IRQPUD | IRQEN | R | OSCOPT1 | OSCOPTO | R | R | RSTEN |
| Reset: POR: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | U |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | R | = Reserved |  | $U=$ Unaffected |  |  |  |  |

Figure 8 Configuration Register 2 (CONFIG2)
IRQPUD - $\overline{\mathrm{IRQ}}$ Pin Pullup Disable Control Bit
$0=$ Internal pullup is connected between $\overline{\mathrm{IRQ}}$ pin and $\mathrm{V}_{\mathrm{DD}}$ (if IRQEN $=1$ )
IRQEN — $\overline{\mathrm{IRQ}}$ Pin Function Selection Bit
$1=\mathrm{PTA} 2 / \overline{\mathrm{RQ}} / \mathrm{KBI} 2$ pin configured for $\overline{\mathrm{RQ}}$ function
$0=$ Pin configured for PTA2 or KBI2 function
OSCOPT1:OSCOPT0 - Selection Bits for Oscillator Option
(0:0) Internal oscillator
(0:1) External oscillator
(1:0) External RC oscillator
(1:1) External XTAL oscillator
RSTEN - $\overline{\text { RST }}$ Pin Function Selection
$1=\mathrm{PTA} 2 / \overline{\mathrm{RST}} / \mathrm{KBI} 3$ pin configured for $\overline{\mathrm{RESET}}$ function
$0=$ Pin configured for PTA3 or KBI3 function
NOTE: The RSTEN bit is cleared by a power-on reset (POR) only. Other resets will leave this bit unaffected.

| \$001F | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COPRS | LVISTOP | LVIRSTD | LVIPWRD | LVI5OR3 | SSREC | STOP | COPD |
| Reset: | 0 | 0 | 0 | 0 | U | 0 | 0 | 0 |
| POR: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\mathrm{U}=$ Unaffected |  |  |  |  |  |  |  |  |

Figure 9 Configuration Register 1 (CONFIG1)
COPRS (Out of STOP Mode) - COP Reset Period Selection Bit
$1=$ COP reset short cycle $=\left(2^{13}-2^{4}\right) \times$ BUSCLKX4
$0=$ COP reset long cycle $=\left(2^{18}-2^{4}\right) \times$ BUSCLKX4
To prevent a reset due to a COP watchdog timeout, write any value to
COPCTL (\$FFFF) before the COP timer reaches the selected timeout.

# Freescale Semiconductor, Inc. 

COPRS (In STOP Mode) - Auto Wakeup Period Selection Bit
1 = Auto wakeup short cycle = approximately 16 ms
$0=$ Auto wakeup long cycle $=$ approximately 650 ms
LVISTOP - LVI Enable in Stop Mode Bit
$1=$ LVI enabled during stop mode
$0=$ LVI disabled during stop mode
LVIRSTD - LVI Reset Disable Bit
1 = LVI module resets disabled
$0=$ LVI module resets enabled
LVIPWRD - LVI Power Disable Bit
1 = LVI module power disabled
LVI5OR3 - LVI 5-V or 3-V Operating Mode Bit
1 = LVI operates in 5-V mode
$0=$ LVI operates in 3-V mode
NOTE: $\quad$ The LVI5OR3 bit is cleared by a power-on reset (POR) only. Other resets will leave this bit unaffected.

SSREC — Short Stop Recovery Bit
1 = Stop mode recovery after 32 BUSCLKX4 cycles
0 = Stop mode recovery after 4096 BUSCLKX4 cycles
NOTE: Exiting stop mode by an LVI reset will result in the long stop recovery.
STOP - STOP Instruction Enable Bit
1 = STOP instruction enabled
0 = STOP instruction treated as illegal opcode
COPD - COP Disable Bit
1 = COP module disabled (does not force resets)

## LVI Status Register

The LVI status register (LVISR) indicates if the $\mathrm{V}_{\text {DD }}$ voltage was detected below the $\mathrm{V}_{\text {TRIPF }}$ level while LVI resets have been disabled.


Figure 10. LVI Status Register (LVISR)
LVIOUT - LVI Output Bit
This read-only flag becomes set when the $V_{D D}$ voltage falls below the
$\mathrm{V}_{\text {TRIPF }}$ trip voltage and is cleared when $\mathrm{V}_{\text {DD }}$ voltage rises above $\mathrm{V}_{\text {TRIPR }}$.

## IRQ Status and Control Register

| \$001D |
| :--- |
| Bit 7 | | 0 | 0 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset: | 0 | 0 | 0 | 0 | IRQF1 | ACK1 | IMASK1 |
| MODE1 |  |  |  |  |  |  |  |

Figure 11. IRQ Status and Control Register (INTSCR)
IRQF1 — IRQ Flag
This read-only status bit is high when the $I R Q$ interrupt is pending.
$1=\overline{\mathrm{IRQ}}$ interrupt pending
ACK1 — IRQ Interrupt Request Acknowledge Bit
Writing a logic 1 to this write-only bit clears the IRQ latch. ACK1 always reads as logic 0 .

IMASK1 — IRQ Interrupt Mask Bit
$1=I R Q$ interrupt requests disabled
MODE1 — IRQ Edge/Level Select Bit
This read/write bit controls the triggering sensitivity of the $\overline{\mathrm{RQ}} \mathrm{pin}$.
$1=\overline{\mathrm{IRQ}}$ interrupt requests on falling edges and low levels
$0=\overline{\mathrm{IRQ}}$ interrupt requests on falling edges only

## SIM Reset Status Register

This register contains seven flags that show the source of the last reset. Clear the SIM reset status register by reading it. A power-on reset sets the POR bit and clears all other bits in the register.

| \$FE01 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | POR | PIN | COP | ILOP | ILAD | MODRST | LVI | 0 |
| POR: | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 12. SIM Reset Status Register (SRSR)
POR — Power-On Reset Bit
1 = Last reset caused by POR circuit
PIN - External Reset Bit
1 = Last reset caused by external reset pin ( $\overline{\mathrm{RST}})$
COP - Computer Operating Properly Reset Bit
1 = Last reset caused by COP timeout
ILOP - Illegal Opcode Reset Bit
1 = Last reset caused by an illegal opcode

# Freescale Semiconductor, Inc. 

ILAD — Illegal Address Reset Bit (illegal attempt to fetch an opcode from an unimplemented address)

1 = Last reset caused by an opcode fetch from an illegal address
MODRST - Monitor Mode Entry Module Reset Bit
1 = Last reset caused by monitor mode entry when vector locations $\$ F F F E$ and $\$$ FFFF are $\$ F F$ after POR while PTA2/IRQ $=V_{D D}$
LVI — Low Voltage Inhibit Reset Bit
1 = Last reset caused by LVI circuit

## Interrupt Status Registers (INT1, INT2, INT3)

These three registers include status flags which indicate which interrupt sources currently have pending requests. See Table 3.

| \$FE04 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | IF5 | IF4 | IF3 | 0 | IF1 | 0 | 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Source: |  | TOF | TCH1 | TCH0 |  | $\overline{\text { IRQ }}$ |  |  |

Figure 13. Interrupt Status Register 1 (INT1)

| \$FE05 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IF14 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Source: | KBI |  |  |  |  |  |  |  |

Figure 14. Interrupt Status Register 2 (INT2)

| \$FE06 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IF15 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Source:
ADC
Figure 15. Interrupt Status Register 3 (INT3)
IFxx - Interrupt Flags
These flags indicate the presence of interrupt requests from the sources shown below the corresponding IFxx bit.

1 = Interrupt request pending
$0=$ No interrupt request present

## Freescale Semiconductor, Inc.

## Central Processor Unit (CPU)

Figure 16 shows the five CPU registers. CPU registers are not part of the memory map.


Figure 16. CPU Registers

## Instruction Set Summary

Table 5 provides a summary of the M 68 HC 08 instruction set.
Table 5. Instruction Set Summary (Sheet 1 of 7)

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | O0000 |  | $\begin{aligned} & \boldsymbol{y} \\ & \frac{\mathbf{d}}{0} \\ & \mathbf{u} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I |  | Z | C |  |  |  |  |
| ADC \#opr ADC opr ADC opr ADC opr,X ADC opr,X ADC, X ADC opr,SP ADC opr,SP | Add with Carry | $\mathrm{A} \leftarrow(\mathrm{A})+(\mathrm{M})+(\mathrm{C})$ | $\pm$ | $\pm$ | - | $\pm$ | $\pm$ | $\pm$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A9 } \\ \text { B9 } \\ \text { C9 } \\ \text { D9 } \\ \text { E9 } \\ \text { F9 } \\ \text { 9EE9 } \\ \text { 9ED9 } \end{gathered}$ | ii dd hh II ee ff ff ff ee ff |  <br> 2 <br> 3 <br> 4 <br> 4 <br> 3 <br> 2 <br> 4 <br> 5 |
| ADD \#opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X ADD opr,SP ADD opr,SP | Add without Carry | $\mathrm{A} \leftarrow(\mathrm{A})+(\mathrm{M})$ | $\pm$ | $\pm$ | - | $\pm$ | $\pm$ | $\pm$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | AB <br> BB <br> CB <br> DB <br> EB <br> 9EEB <br> 9EDB | ii dd hh II ee ff ff ff ee ff | 2 3 4 4 3 3 2 4 5 |
| AIS \#opr | Add Immediate Value (Signed) to SP | $\mathrm{SP} \leftarrow(\mathrm{SP})+(16$ < M $)$ | - | - | - | - | - | - | IMM | A7 | ii | 2 |
| AIX \#opr | Add Immediate Value (Signed) to H:X | $H: X \leftarrow(H: X)+(16 \times M)$ | - | - | - | - | - | - | IMM | AF | ii | 2 |
| AND \#opr AND opr AND opr AND opr,X AND opr,X AND , X AND opr,SP AND opr,SP | Logical AND | $A \leftarrow(A) \&(M)$ | 0 | - | - | $\pm$ | $\pm$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 |  | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 2 3 4 4 3 2 4 5 |
| ASL opr <br> ASLA <br> ASLX <br> ASL opr,X <br> ASL , X <br> ASL opr,SP | Arithmetic Shift Left (Same as LSL) | $\mathrm{C}<\stackrel{\square}{\stackrel{\square}{\square}+\mid} \mid$ | $\pm$ | - | - | $\pm$ | $\pm$ | $\pm$ | $\begin{array}{\|l} \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \end{array}$ | $\begin{gathered} \hline 38 \\ 48 \\ 58 \\ 68 \\ 78 \\ 9 \mathrm{E} 68 \end{gathered}$ | dd <br> ff | 4 1 1 4 3 5 |
| ASR opr ASRA ASRX ASR opr, X ASR opr,X ASR opr,SP | Arithmetic Shift Right |  | $\pm$ | - | - | 1 | $\pm$ | $\pm$ | $\begin{array}{\|l} \text { DIR } \\ \text { INH } \\ \text { INH } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \end{array}$ | $\begin{array}{\|c} \hline 37 \\ 47 \\ 57 \\ 67 \\ 77 \\ 9 \mathrm{E} 67 \end{array}$ | dd | 4 1 1 4 3 5 |
| BCC rel | Branch if Carry Bit Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+\mathrm{rel} ?(\mathrm{C})=0$ | - | - | - | - | - | - | REL | 24 | rr | 3 |
| BCLR n, opr | Clear Bit n in M | $\mathrm{Mn} \leftarrow 0$ | - | - | - | - | - | - | $\begin{aligned} & \text { DIR (b0) } \\ & \text { DIR (b1) } \\ & \text { DIR (b2) } \\ & \text { DIR (b3) } \\ & \text { DIR (b4) } \\ & \text { DIR (b5) } \\ & \text { DIR (b6) } \\ & \text { DIR (b7) } \end{aligned}$ | $\begin{aligned} & 11 \\ & 13 \\ & 15 \\ & 17 \\ & 19 \\ & 1 \mathrm{~B} \\ & 1 \mathrm{D} \\ & 1 \mathrm{~F} \end{aligned}$ | dd dd dd dd dd dd dd dd | 4 4 4 4 4 4 4 4 4 |
| BCS rel | Branch if Carry Bit Set (Same as BLO) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=1$ | - | - | - | - | - | - | REL | 25 | rr | 3 |

## Table 5. Instruction Set Summary (Sheet 2 of 7)

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | 000000 | 응픙응 | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| BEQ rel | Branch if Equal | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z})=1$ | - | - | - | - | - | - | REL | 27 | rr | 3 |
| BGE opr | Branch if Greater Than or Equal To (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ~ ? ~(N \oplus V)=0$ | - | - | - | - | - | - | REL | 90 | rr | 3 |
| BGT opr | Branch if Greater Than (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z}) \mid(\mathrm{N} \oplus \mathrm{V})=0$ | - | - | - | - | - | - | REL | 92 | rr | 3 |
| BHCC rel | Branch if Half Carry Bit Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(H)=0$ | - | - | - | - | - | - | REL | 28 | rr | 3 |
| BHCS rel | Branch if Half Carry Bit Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(H)=1$ | - | - | - | - | - | - | REL | 29 | rr | 3 |
| BHI rel | Branch if Higher | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C}) \mid(\mathrm{Z})=0$ | - | - | - | - | - | - | REL | 22 | rr | 3 |
| BHS rel | Branch if Higher or Same (Same as BCC) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=0$ | - | - | - | - | - | - | REL | 24 | rr | 3 |
| BIH rel | Branch if $\overline{\mathrm{RQ}}$ Pin High | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ? \overline{\mathrm{RQ}}=1$ | - | - | - | - | - | - | REL | 2 F | rr | 3 |
| BIL rel | Branch if $\overline{\mathrm{RQ}}$ Pin Low | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ? \overline{\mathrm{RQ}}=0$ | - | - | - | - | - | - | REL | 2E | rr | 3 |
| BIT \#opr <br> BIT opr BIT opr <br> BIT opr,X <br> BIT opr,X <br> BIT , X <br> BIT opr,SP <br> BIT opr,SP | Bit Test | (A) \& (M) | 0 | - | - | $\pm$ | $\pm$ | - | IMM IDR EXXT IX2 IX1 IX SP1 SP2 | A5 B5 C5 D5 E5 F5 9EE5 9ED5 | ii <br> dd hh II ee ff ff ff ee ff | 2 2 3 4 4 3 2 4 5 |
| BLE opr | Branch if Less Than or Equal To (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z}) \mid(\mathrm{N} \oplus \mathrm{V})=1$ | - | - | - | - | - | - | REL | 93 | rr | 3 |
| BLO rel | Branch if Lower (Same as BCS) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C})=1$ | - | - | - | - | - | - | REL | 25 | rr | 3 |
| BLS rel | Branch if Lower or Same | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{C}) \mid(\mathrm{Z})=1$ | - | - | - | - | - | - | REL | 23 | rr | 3 |
| BLT opr | Branch if Less Than (Signed Operands) | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(N \oplus \mathrm{~V})=1$ | - | - | - | - | - | - | REL | 91 | rr | 3 |
| BMC rel | Branch if Interrupt Mask Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{I})=0$ | - | - | - | - | - | - | REL | 2C | rr | 3 |
| BMI rel | Branch if Minus | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N})=1$ | - | - | - | - | - | - | REL | 2B | rr | 3 |
| BMS rel | Branch if Interrupt Mask Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{I})=1$ | - | - | - | - | - | - | REL | 2D | rr | 3 |
| BNE rel | Branch if Not Equal | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{Z})=0$ | - | - | - | - | - | - | REL | 26 | rr | 3 |
| BPL rel | Branch if Plus | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l ?(\mathrm{~N})=0$ | - | - | - | - | - | - | REL | 2 A | rr | 3 |
| BRA rel | Branch Always | $\mathrm{PC} \leftarrow(\mathrm{PC})+2+r e l$ | - | - | - | - | - | - | REL | 20 | rr | 3 |
| BRCLR n,opr,rel | Branch if Bit $n$ in M Clear | $\mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\mathrm{Mn})=0$ | - | - | - | - | - | $\pm$ | $\begin{aligned} & \text { DIR (b0) } \\ & \text { DIR (b1) } \\ & \text { DIR (b2) } \\ & \text { DIR (b3) } \\ & \text { DIR (b4) } \\ & \text { DIR (b5) } \\ & \text { DIR (b6) (b) } \\ & \text { DIR (b7) } \end{aligned}$ | $\begin{aligned} & 01 \\ & 03 \\ & 05 \\ & 07 \\ & 09 \\ & 0 \mathrm{~B} \\ & 0 \mathrm{D} \\ & 0 \mathrm{~F} \end{aligned}$ | dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr | 1 <br>  <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 <br> 5 |
| BRN rel | Branch Never | $\mathrm{PC} \leftarrow(\mathrm{PC})+2$ | - | - | - | - | - | - | REL | 21 | rr | 3 |

Table 5. Instruction Set Summary (Sheet 3 of 7)

| Source Form | Operation | Description | Effecton CCR |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & \hline 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | ¢UU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | Z | C |  |  |  |  |
| BRSET n,opr,rel | Branch if Bit $n$ in M Set | $\mathrm{PC} \leftarrow(\mathrm{PC})+3+r e l ?(\mathrm{Mn})=1$ | - | - | - | - | - | 1 | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | $\begin{aligned} & 00 \\ & 02 \\ & 04 \\ & 06 \\ & 08 \\ & 0 A \\ & 0 C \\ & 0 \mathrm{E} \end{aligned}$ | dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr | 5 5 5 5 5 5 5 5 |
| BSET n,opr | Set Bit $n$ in M | $\mathrm{Mn} \leftarrow 1$ | - | - | - | - | - | - | DIR (b0) <br> DIR (b1) <br> DIR (b2) <br> DIR (b3) <br> DIR (b4) <br> DIR (b5) <br> DIR (b6) <br> DIR (b7) | $\begin{aligned} & 10 \\ & 12 \\ & 14 \\ & 16 \\ & 18 \\ & 1 \mathrm{~A} \\ & 1 \mathrm{C} \\ & 1 \mathrm{E} \end{aligned}$ | dd <br> dd <br> dd <br> dd <br> dd <br> dd <br> dd <br> dd | 4 4 4 4 4 4 4 4 |
| BSR rel | Branch to Subroutine | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+2 ; \text { push }(\mathrm{PCL}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 ; \text { push }(\mathrm{PCH}) \\ & \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+\text { rel } \end{aligned}$ | - | - | - | - | - | - | REL | AD | rr | 4 |
| CBEQ opr,rel CBEQA \#opr,rel CBEQX \#opr,rel CBEQ opr, $\mathrm{X}_{+}$,rel CBEQ X+,rel CBEQ opr,SP,rel | Compare and Branch if Equal | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel} ?(\mathrm{X})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+3+\mathrm{rel}) ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+2+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \\ & \mathrm{PC} \leftarrow(\mathrm{PC})+4+\mathrm{rel} ?(\mathrm{~A})-(\mathrm{M})=\$ 00 \end{aligned}$ | - | - | - | - | - | - | DIR <br> IMM <br> IMM <br> IX1+ <br> IX+ <br> SP1 | $\begin{array}{\|c} 31 \\ 41 \\ 51 \\ 61 \\ 71 \\ 9 E 61 \end{array}$ | dd rr ii rr ii rr ff rr rr ff rr | 5 4 4 5 4 6 |
| CLC | Clear Carry Bit | $C \leftarrow 0$ | - | - | - | - | - | 0 | INH | 98 |  | 1 |
| CLI | Clear Interrupt Mask | $1 \leftarrow 0$ | - | - | 0 | - | - | - | INH | 9A |  | 2 |
| CLR opr <br> CLRA <br> CLRX <br> CLRH <br> CLR opr, $X$ <br> CLR , X <br> CLR opr,SP | Clear | $M \leftarrow \$ 00$ <br> $A \leftarrow \$ 00$ <br> $X \leftarrow \$ 00$ <br> $\mathrm{H} \leftarrow \$ 00$ <br> $\mathrm{M} \leftarrow \$ 00$ <br> $\mathrm{M} \leftarrow \$ 00$ <br> $\mathrm{M} \leftarrow \$ 00$ | 0 | - | - | 0 | 1 | - | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{array}{r} 3 \mathrm{~F} \\ 4 \mathrm{~F} \\ 5 \mathrm{~F} \\ 8 \mathrm{C} \\ 6 \mathrm{~F} \\ 7 \mathrm{~F} \\ 9 \mathrm{E} 6 \mathrm{~F} \end{array}$ | dd <br> ff ff | 3 1 1 1 3 2 4 |
| CMP \#opr <br> CMP opr <br> CMP opr <br> CMP opr,X <br> CMP opr,X <br> CMP , X <br> CMP opr,SP <br> CMP opr,SP | Compare A with M | $(\mathrm{A})-(\mathrm{M})$ | 1 | - | - | $\pm$ | $\pm$ | 1 | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | A1 <br> B1 <br> C1 <br> D1 <br> E1 <br> F1 9EE1 <br> 9ED1 | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| COM opr <br> COMA <br> COMX <br> COM opr,X <br> COM ,X <br> COM opr,SP | Complement (One's Complement) | $\begin{aligned} & M \leftarrow(\bar{M})=\$ F F-(M) \\ & A \leftarrow(\bar{A})=\$ F F-(M) \\ & X \leftarrow(\bar{X})=\$ F F-(M) \\ & M \leftarrow(\bar{M})=\$ F F-(M) \\ & M \leftarrow(\bar{M})=\$ F F-(M) \\ & M \leftarrow(\bar{M})=\$ F F-(M) \end{aligned}$ | 0 | - | - | $\pm$ | 1 | 1 | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{array}{\|c\|} \hline 33 \\ 43 \\ 53 \\ 63 \\ 73 \\ 9 E 63 \end{array}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| CPHX \#opr CPHX opr | Compare H:X with M | $(\mathrm{H}: \mathrm{X})-(\mathrm{M}: \mathrm{M}+1)$ | 1 | - | - | $\pm$ | 1 | 1 | IMM DIR | $\begin{aligned} & 65 \\ & 75 \end{aligned}$ | $\mathrm{ii} \mathrm{ii}+1$ $\mathrm{dd}$ | 3 4 |

Freescale Semiconductor, Inc.

Table 5. Instruction Set Summary (Sheet 4 of 7)

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 은 } \\ & \frac{\text { Tol }}{0} \\ & \text { 응 } \end{aligned}$ | g <br> 0 <br> $入$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | I | N | Z | C |  |  |  |  |
| CPX \#opr <br> CPX opr <br> CPX opr <br> CPX , X <br> CPX opr, X <br> CPX opr,X <br> CPX opr,SP <br> CPX opr,SP | Compare X with M | $(\mathrm{X})-(\mathrm{M})$ | $\pm$ | - | - | 1 | $\pm$ | $\pm$ | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{aligned} & \text { A3 } \\ & \text { B3 } \\ & \text { C3 } \\ & \text { D3 } \\ & \text { E3 } \\ & \text { F3 } \\ & \text { 9EE3 } \\ & \text { 9ED3 } \end{aligned}$ | ii <br> dd <br> hh II ee ff ff <br> ff ee ff | $\begin{aligned} & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 3 \\ & 2 \\ & 4 \\ & 5 \end{aligned}$ |
| DAA | Decimal Adjust A | $(\mathrm{A})_{10}$ | U | - | - | 1 | $\pm$ | $\pm$ | INH | 72 |  | 2 |
| DBNZ opr,rel DBNZA rel DBNZX rel DBNZ opr,X,rel DBNZ X,rel DBNZ opr,SP,rel | Decrement and Branch if Not Zero |  | - | - | - | - | - | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 B \\ 4 B \\ 5 B \\ 6 B \\ 7 B \\ 9 E 6 B \end{gathered}$ | dd rr <br> rr <br> rr <br> ff rr <br> rr <br> ff rr | 5 3 3 5 4 6 |
| DEC opr <br> DECA <br> DECX <br> DEC opr, X <br> DEC , X <br> DEC opr,SP | Decrement | $\begin{aligned} & M \leftarrow(M)-1 \\ & A \leftarrow(A)-1 \\ & X \leftarrow(X)-1 \\ & M \leftarrow(M)-1 \\ & M \leftarrow(M)-1 \\ & M \leftarrow(M)-1 \end{aligned}$ | 1 | - | - | 1 | 1 | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 A \\ 4 A \\ 5 A \\ 6 A \\ 7 A \\ 9 E 6 A \end{gathered}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| DIV | Divide | $\begin{gathered} \mathrm{A} \leftarrow(\mathrm{H}: \mathrm{A}) /(\mathrm{X}) \\ \mathrm{H} \leftarrow \text { Remainder } \end{gathered}$ | - | - | - | - | 1 | I | INH | 52 |  | 7 |
| EOR \#opr <br> EOR opr <br> EOR opr <br> EOR opr,X <br> EOR opr,X <br> EOR , X <br> EOR opr,SP <br> EOR opr,SP | Exclusive OR M with A | $A \leftarrow(A \oplus M)$ | 0 | - | - | $\pm$ | I | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A8 } \\ \text { B8 } \\ \text { C8 } \\ \text { D8 } \\ \text { E8 } \\ \text { F8 } \\ \text { 9EE8 } \\ \text { 9ED8 } \end{gathered}$ | ii <br> dd <br> hh II ee ff ff <br> ff ee ff | 2 3 4 4 3 2 4 5 |
| INC opr <br> INCA <br> INCX <br> INC opr,X <br> INC , X <br> INC opr,SP | Increment | $\begin{aligned} & M \leftarrow(M)+1 \\ & A \leftarrow(A)+1 \\ & X \leftarrow(X)+1 \\ & M \leftarrow(M)+1 \\ & M \leftarrow(M)+1 \\ & M \leftarrow(M)+1 \end{aligned}$ | $\pm$ | - | - | $\pm$ | $\pm$ | - | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 3 \mathrm{C} \\ 4 \mathrm{C} \\ 5 \mathrm{C} \\ 6 \mathrm{C} \\ 7 \mathrm{C} \\ 9 \mathrm{E} 6 \mathrm{C} \end{gathered}$ | dd ff ff | 4 1 1 4 3 5 |
| JMP opr JMP opr JMP opr,X JMP opr,X JMP , X | Jump | $\mathrm{PC} \leftarrow$ Jump Address | - | - | - | - | - | - | $\begin{aligned} & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \mathrm{BC} \\ & \mathrm{CC} \\ & \mathrm{DC} \\ & \mathrm{EC} \\ & \text { FC } \end{aligned}$ | dd <br> hh II ee ff ff | 2 3 4 3 2 |
| JSR opr JSR opr JSR opr,X JSR opr,X JSR , X | Jump to Subroutine | $\begin{aligned} & \mathrm{PC} \leftarrow(\mathrm{PC})+n(n=1,2, \text { or } 3) \\ & \mathrm{Push}(\mathrm{PCL}) ; \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \text { Push }(\mathrm{PCH}) ; \mathrm{SP} \leftarrow(\mathrm{SP})-1 \\ & \mathrm{PC} \leftarrow \text { Unconditional Address } \end{aligned}$ | - | - | - | - | - | - | $\begin{aligned} & \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \end{aligned}$ | BD <br> CD <br> DD <br> ED <br> FD | dd hh II ee ff ff | 4 5 6 5 4 |
| LDA \#opr <br> LDA opr <br> LDA opr <br> LDA opr,X <br> LDA opr,X <br> LDA ,X <br> LDA opr,SP <br> LDA opr,SP | Load A from M | $A \leftarrow(M)$ | 0 | - | - | $\pm$ | $\pm$ | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{gathered} \text { A6 } \\ \text { B6 } \\ \text { C6 } \\ \text { D6 } \\ \text { E6 } \\ \text { F6 } \\ \text { 9EE6 } \\ \text { 9ED6 } \end{gathered}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |

Freescale Semiconductor, Inc.

Table 5. Instruction Set Summary (Sheet 5 of 7)

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | $\begin{aligned} & 0 \\ & \hline 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 은 } \\ & \frac{1}{0} \\ & \frac{1}{0} \\ & \stackrel{2}{0} \end{aligned}$ | $\begin{aligned} & \boldsymbol{g} \\ & \vdots \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| LDHX \#opr LDHX opr | Load H:X from M | $H: X \leftarrow(M: M+1)$ | 0 | - | - | 1 | $\downarrow$ | - | IMM DIR | $\begin{aligned} & 45 \\ & 55 \end{aligned}$ | ii jj dd | 3 4 |
| LDX \#opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X <br> LDX opr,SP <br> LDX opr,SP | Load X from M | $X \leftarrow(M)$ | 0 | - | - | 1 | 1 | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | AE BE CE DE EE FE 9EEE 9EDE | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| $\begin{aligned} & \text { LSL opr } \\ & \text { LSLA } \\ & \text { LSLX } \\ & \text { LSL opr,X } \\ & \text { LSL ,X } \\ & \text { LSL opr,SP } \end{aligned}$ | Logical Shift Left (Same as ASL) |  | $\pm$ | - | - | 1 | 1 | 1 | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{gathered} 38 \\ 48 \\ 58 \\ 68 \\ 78 \\ 9 E 68 \end{gathered}$ | dd <br> ff ff | 4 1 1 4 3 5 |
| LSR opr <br> LSRA <br> LSRX <br> LSR opr, X <br> LSR ,X <br> LSR opr,SP | Logical Shift Right |  | 1 | - | - | 0 | 1 | 1 | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{gathered} 34 \\ 44 \\ 54 \\ 64 \\ 74 \\ 9 \mathrm{E} 64 \end{gathered}$ | dd <br> ff <br> ff | 4 1 1 4 3 5 |
| MOV opr,opr MOV opr, X+ MOV \#opr,opr MOV X+,opr | Move | $\begin{gathered} (\mathrm{M})_{\text {Destination }} \leftarrow(\mathrm{M})_{\text {Source }} \\ \mathrm{H}: \mathrm{X} \leftarrow(\mathrm{H}: \mathrm{X})+1(\mathrm{IX}+\mathrm{D}, \text { DIX }+) \end{gathered}$ | 0 | - | - | $\pm$ | 1 | - | DD <br> DIX+ <br> IMD $I X+D$ | $\begin{aligned} & 4 \mathrm{E} \\ & 5 \mathrm{E} \\ & 6 \mathrm{E} \\ & 7 \mathrm{E} \end{aligned}$ | dd dd dd ii dd dd | 5 4 4 4 |
| MUL | Unsigned multiply | $X: A \leftarrow(X) \times(A)$ | - | 0 | - | - | - | 0 | INH | 42 |  | 5 |
| NEG opr <br> NEGA <br> NEGX <br> NEG opr,X <br> NEG ,X <br> NEG opr,SP | Negate (Two's Complement) | $\begin{aligned} & M \leftarrow-(M)=\$ 00-(M) \\ & A \leftarrow-(A)=\$ 00-(A) \\ & X \leftarrow-(X)=\$ 00-(X) \\ & M \leftarrow-(M)=\$ 00-(M) \\ & M \leftarrow-(M)=\$ 00-(M) \end{aligned}$ | 1 | - | - | 1 | 1 | 1 | DIR <br> INH <br> INH <br> IX1 <br> IX <br> SP1 | $\begin{array}{\|c\|} \hline 30 \\ 40 \\ 50 \\ 60 \\ 70 \\ 9 \mathrm{E} 60 \end{array}$ | dd <br> ff <br> ff | 4 <br> 1 <br> 1 <br> 4 <br> 3 <br> 5 |
| NOP | No Operation | None | - | - | - | - | - | - | INH | 9D |  | 1 |
| NSA | Nibble Swap A | $\mathrm{A} \leftarrow(\mathrm{A}[3: 0]: \mathrm{A}[7: 4])$ | - | - | - | - | - | - | INH | 62 |  | 3 |
| ORA \#opr ORA opr ORA opr ORA opr,X ORA opr, $X$ ORA , X ORA opr,SP ORA opr,SP | Inclusive OR A and M | $A \leftarrow(A) \mid(M)$ | 0 | - | - | 1 | 1 | - | IMM <br> DIR <br> EXT <br> IX2 <br> IX1 <br> IX <br> SP1 <br> SP2 | AA <br> BA <br> CA <br> DA <br> EA <br> FA <br> 9EEA <br> 9EDA | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| PSHA | Push A onto Stack | Push (A); SP $\leftarrow(\mathrm{SP})-1$ | - | - | - | - | - | - | INH | 87 |  | 2 |
| PSHH | Push H onto Stack | Push (H); SP $\leftarrow(\mathrm{SP})-1$ | - | - | - | - | - | - | INH | 8B |  | 2 |
| PSHX | Push X onto Stack | Push (X); SP $\leftarrow(\mathrm{SP})-1$ | - | - | - | - | - | - | INH | 89 |  | 2 |
| PULA | Pull A from Stack | SP $\leftarrow(\mathrm{SP}+1)$; Pull $(\mathrm{A})$ | - | - | - | - | - | - | INH | 86 |  | 2 |
| PULH | Pull H from Stack | SP $\leftarrow(S P+1)$; Pull $(H)$ | - | - | - | - | - | - | INH | 8A |  | 2 |
| PULX | Pull X from Stack | $\mathrm{SP} \leftarrow(\mathrm{SP}+1)$; Pull $(\mathrm{X})$ | - | - | - | - | - | - | INH | 88 |  | 2 |

Freescale Semiconductor, Inc.
MC68HC908QY4SM/D
Instruction Set Summary

Table 5. Instruction Set Summary (Sheet 6 of 7)

| Source Form | Operation | Description | Effect on CCR |  |  |  |  |  |  | 000000 | $\begin{aligned} & \text { 을 } \\ & \text { 뀬 } \\ & \text { 으 } \end{aligned}$ | ¢ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | V | H | 1 | N | Z | C |  |  |  |  |
| ```ROL opr ROLA ROLX ROL opr,X ROL ,X ROL opr,SP``` | Rotate Left through Carry |  | $\pm$ | - | - | $\pm$ | $\pm$ | $\pm$ | $\begin{aligned} & \hline \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{array}{\|c\|} \hline 39 \\ 49 \\ 59 \\ 69 \\ 79 \\ 9 \mathrm{E} 69 \end{array}$ | \|dd <br> ff <br> ff | 4 1 1 4 3 5 |
| ROR opr RORA RORX ROR opr, X ROR , X ROR opr,SP | Rotate Right through Carry |  | $\pm$ | - | - | $\pm$ | $\pm$ | $\pm$ | $\begin{aligned} & \text { DIR } \\ & \text { INH } \\ & \text { INH } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \end{aligned}$ | $\begin{array}{\|c\|} \hline 36 \\ 46 \\ 56 \\ 66 \\ 76 \\ 9 \mathrm{E} 66 \end{array}$ | dd | 4 <br> 1 <br> 1 <br> 4 <br> 3 <br> 5 |
| RSP | Reset Stack Pointer | $\mathrm{SP} \leftarrow$ \$FF | - | - | - | - | - | - | INH | 9 C |  | 1 |
| RTI | Return from Interrupt | $\begin{gathered} S P \leftarrow(S P)+1 ; \text { Pull (CCR) } \\ S P \leftarrow(S P)+1 ; \text { Pull }(A) \\ S P \leftarrow(S P)+1 ; \text { Pull (X) } \\ S P \leftarrow(S P)+1 ; \text { Pull (PCH) } \\ S P \leftarrow(S P)+1 ; \text { Pull (PCL) } \end{gathered}$ | $\pm$ | $\pm$ | $\pm$ | $\pm$ | 1 | $\pm$ | INH | 80 |  | 7 |
| RTS | Return from Subroutine | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}+1 ; \text { Pull (PCH) } \\ & \mathrm{SP} \leftarrow \mathrm{SP}+1 ; \mathrm{Pull}(\mathrm{PCL}) \end{aligned}$ | - | - | - | - | - | - | INH | 81 |  | 4 |
| SBC \#opr SBC opr SBC opr SBC opr,X SBC opr,X SBC, , X SBC opr,SP SBC opr,SP | Subtract with Carry | $A \leftarrow(A)-(M)-(C)$ | $\pm$ | - | - | $\pm$ | $\pm$ | $\pm$ | IMM <br> DIR <br> 1X2 <br> IX1 <br> IX <br> SP1 <br> SP2 | $\begin{array}{\|c\|} \hline \mathrm{A} 2 \\ \mathrm{~B} 2 \\ \mathrm{C} 2 \\ \mathrm{D} 2 \\ \mathrm{E} 2 \\ \mathrm{~F} 2 \\ 9 \mathrm{EEE} 2 \\ \mathrm{gED2} \end{array}$ | ii <br> dd <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |
| SEC | Set Carry Bit | $C \leftarrow 1$ | - | - | - | - | - | 1 | INH | 99 |  | 1 |
| SEI | Set Interrupt Mask | $1 \leftarrow 1$ | - | - | 1 | - | - | - | INH | 9B |  | 2 |
| STA opr STA opr STA opr,X STA opr,X STA ,X STA opr,SP STA opr,SP | Store A in M | $\mathrm{M} \leftarrow(\mathrm{A})$ | 0 | - | - | $\pm$ | $\pm$ | - | $\begin{aligned} & \hline \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & \text { IX1 } \\ & \text { IX } \\ & \text { SP1 } \\ & \text { SP2 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { B7 } \\ \text { C7 } \\ \text { D7 } \\ \text { E7 } \\ \text { F7 } \\ \text { 9EE7 } \\ \text { 9ED7 } \end{array}$ | dd hh II ee ff ff ff ee ff |  <br> 3 <br> 4 <br> 4 <br> 3 <br> 2 <br> 4 <br> 5 |
| STHX opr | Store H: X in M | $(\mathrm{M}: \mathrm{M}+1) \leftarrow(\mathrm{H}: \mathrm{X})$ | 0 | - | - | $\pm$ | $\pm$ | - | DIR | 35 | dd | 4 |
| STOP | Enable $\overline{\mathrm{IRQ}}$ Pin; Stop Oscillator | $1 \leftarrow 0$; Stop Oscillator | - | - | 0 | - | - | - | INH | 8E |  | 1 |
| STX opr STX opr STX opr,X STX opr,X STX ,X STX opr,SP STX opr,SP | Store X in M | $\mathrm{M} \leftarrow(\mathrm{X})$ | 0 | - | - | $\pm$ | $\pm$ | - | $\begin{aligned} & \hline \text { DIR } \\ & \text { EXT } \\ & \text { IX2 } \\ & 1 \times 1 \\ & 1 X \\ & \text { SP1 } \\ & \text { SP2 } \end{aligned}$ |  <br> BF <br> CF <br> DF <br> EF <br> FF <br> 9EEF <br> 9EDF | dd hh II ee ff ff ff ee ff | 3 4 4 4 3 2 4 5 |
| SUB \#opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X SUB opr,SP SUB opr,SP | Subtract | $A \leftarrow(A)-(M)$ | $\pm$ | - | - | $\pm$ | $\pm$ | $\pm$ | $\begin{array}{\|l} \hline \text { IMM } \\ \text { DIR } \\ \text { EXXT } \\ \text { IX2 } \\ \text { IX1 } \\ \text { IX } \\ \text { SP1 } \\ \text { SP2 } \end{array}$ | $\begin{array}{\|c} \text { AO } \\ \text { B0 } \\ \text { C0 } \\ \text { D0 } \\ \text { E0 } \\ \text { FO } \\ \text { 9EEO } \\ \text { 9EDO } \end{array}$ | $\stackrel{i i}{\text { dd }}$ <br> hh II <br> ee ff <br> ff <br> ff <br> ee ff | 2 3 4 4 3 2 4 5 |

Table 5. Instruction Set Summary (Sheet 7 of 7)


## Oscillator Module (OSC)

The oscillator has these four clock source options available:

1. Internal oscillator: An internally generated, fixed frequency clock, trimmable to $\pm 5 \%$ in steps of approximately $0.2 \%$. This is the default option out of reset.
2. External oscillator: An external clock that can be driven directly into OSC1.
3. External RC: A built-in oscillator module (RC oscillator) that requires an external $R$ connection only on one pin. The capacitor will be internal to the chip.
4. External crystal: A built-in oscillator module (XTAL oscillator) that requires an external crystal or ceramic-resonator on two pins.

## Internal to External Clock Switching

When external clock source (external OSC, RC, or XTAL) is desired, the user must perform the following steps:

1. For External crystal circuits only, OSCOPT[1:0] = 1:1: To help precharge an external crystal oscillator, set PTA4 (OSC2) as an output and drive high for several cycles. Before writing OSCOPT[1:0], the crystal will see a sharp falling edge at startup.
2. Set CONFIG2 bits OSCOPT[1:0] according to Table 7. The oscillator module control logic will then set OSC1 as an external clock input and, if the external crystal option is selected, OSC2 will also be set as the clock output.
3. Create a software delay to wait the stabilization time needed for the selected clock source (crystal, resonator, RC) as recommended by the component manufacturer. A good rule of thumb for crystal oscillators is to wait 4096 cycles of the crystal frequency, i.e., for a $4-\mathrm{MHz}$ crystal, wait approximately 1 msec .
4. After this delay has elapsed, the ECGON bit in the OSC status register (OSCSTAT) should be set by the user software.
5. After ECGON set is detected, the OSC module checks for oscillator activity by waiting two external clock rising edges.
6. The OSC module than switches to the external clock. Logic provides a glitch free transition.
7. The OSC module sets the ECGST bit in the OSCSTAT register and then stops the internal oscillator.

NOTE: Once transition to the external clock is done, the internal oscillator will only be reactivated with reset. Clock does not switch back to internal if external clock stops.

# Freescale Semiconductor, Inc. 



Figure 17. XTAL Oscillator External Connections


Figure 18. RC Oscillator External Connections

Oscillator Status Register

The oscillator status register (OSCSTAT) contains the bits for switching from internal to external clock sources


Figure 19. Oscillator Status Register (OSCSTAT)
ECGON - External Clock Generator On Bit
1 = External clock generator enabled
ECGST - External Clock Status Bit
1 = An external clock source engaged

Oscillator Trim Register (OSCTRIM)

| \$0038 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TRIM7 | TRIM6 | TRIM5 | TRIM4 | TRIM3 | TRIM2 | TRIM71 | TRIM0 |
| Reset: | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 20. Oscillator Trim Register (OSCTRIM)
TRIM7-TRIM0 - Internal Oscillator Trim Factor Bits
These read/write bits change the size of the internal capacitor used by the internal oscillator. By testing the frequency of the internal clock and adjusting this factor accordingly, the frequency of the internal clock can be fine tuned. Increasing (decreasing) this factor by one increases (decreases) the period by approximately $0.2 \%$ of the untrimmed period (the period for trim $=\$ 80$ ). The trimmed frequency is guaranteed not to vary by more than $\pm 5 \%$ over the full specified range of temperature and voltage. The reset value is $\$ 80$ which sets the frequency to $3.2 \mathrm{MHz} \pm 25 \%$ (bus rate).
A trim adjustment factor can be programmed into FLASH memory at TRIMLOC (\$FFC0). During the application initialization routine, this value can be read from TRIMLOC and be stored to OSCTRIM (\$0038) to fine tune the internal oscillator frequency.

# Freescale Semiconductor, Inc. 

## Timer Interface Module (TIM)

Features of the TIM include the following:

- Two input capture/output compare channels
- Rising-edge, falling-edge, or any-edge input capture trigger
- Set, clear, or toggle output compare action
- Buffered and unbuffered pulse width modulation (PWM) signal generation
- Programmable TIM clock input with 7-frequency internal bus clock prescaler selection
- Free-running or modulo up-count operation
- Optional toggle of any channel pin on overflow
- TIM counter stop and reset bits


Figure 21. TIM Block Diagram

## Freescale Semiconductor, Inc.


#### Abstract

PWM Initialization Recommended initialization procedure for unbuffered or buffered PWM signals.


1. In TSC:
a. Stop the TIM counter by setting TSTOP.
b. Reset the TIM counter and prescaler by setting TRST.
2. Write TMODH:TMODL to set the required PWM period.
3. Write TCHxH:TCHxL to set the required pulse width.
4. Write TIM channel $x$ status and control register (TSCx) to select the desired function:
a. Write 0:1 (for unbuffered output compare or PWM signals) or 1:0 (for buffered output compare or PWM signals) to the mode select bits, MSxB:MSxA. See Table 7.
b. Write 1 to the toggle-on-overflow bit, TOVx.
c. Write 1:0 (to clear output on compare) or 1:1 (to set output on compare) to the edge/level select bits, ELSxB:ELSxA. The output action on compare must force the output to the complement of the pulse width level. See Table 7.
5. Clear TSTOP in the TIM status control register (TSC).

## TIM Status and Control Register

| $\$ 0020$ | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TOF | TOIE | TSTOP | TRST | 0 | PS2 | PS1 | PSO |
|  | Reset: | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

Figure 22. TIM Status and Control Register (TSC)
TOF - TIM Overflow Flag Bit
TOF is set when the TIM counter reaches the modulo value programmed in the TIM counter modulo registers. Clear TOF by reading the TIM status and control register when TOF is set and then writing a logic 0 to TOF.

1 = TIM counter has reached modulo value
TOIE - TIM Overflow Interrupt Enable Bit
1 = TIM overflow interrupts enabled
TSTOP — TIM Stop Bit
1 = TIM counter stopped
TRST — TIM Reset Bit
Setting this write-only bit resets the TIM counter and the TIM prescaler. TRST is cleared automatically after the TIM counter is reset and always reads as logic 0 .

1 = Prescaler and TIM counter cleared
NOTE: $\quad$ Setting the TSTOP and TRST bits simultaneously stops the TIM counter at a value of $\$ 0000$.

# Freescale Semiconductor, Inc. 

# PS[2:0] — Prescaler Select Bits 

Table 6. Prescaler Selection

| PS2 | PS1 | PS0 | TIM Clock Source |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Internal bus clock $\div 1$ |
| 0 | 0 | 1 | Internal bus clock $\div 2$ |
| 0 | 1 | 0 | Internal bus clock $\div 4$ |
| 0 | 1 | 1 | Internal bus clock $\div 8$ |
| 1 | 0 | 0 | Internal bus clock $\div 16$ |
| 1 | 0 | 1 | Internal bus clock $\div 32$ |
| 1 | 1 | 0 | Internal bus clock $\div 64$ |
| 1 | 1 | 1 | Reserved |

TIM Counter Registers

The two read-only TIM counter registers contain the high and low bytes of the value in the TIM counter. Reading the high byte (TCNTH) latches the contents of the low byte (TCNTL) into a buffer. Subsequent reads of TCNTH do not affect the latched TCNTL value until TCNTL is read.

| TCNTH \$0021 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| TCNTL \$0022 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 23. TIM Counter Registers (TCNTH:TCNTL)

## TIM Counter Modulo Registers

When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from $\$ 0000$ at the next timer clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written.

| TMODH \$0023 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 |
| Reset: | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| TMODL \$0024 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|  | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| Reset: | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Figure 24. TIM Counter Modulo Registers (TMODH:TMODL)

Freescale Semiconductor, Inc.

TIM Channel Status and Control Registers

| TSCO | \$0025 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CHOF | CHOIE | MSOB | MSOA | ELSOB | ELSOA | TOV0 | CHOMAX |
|  | Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| TSC1 | \$0028 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|  |  | CH1F | CH1IE | 0 | MS1A | ELS1B | ELS1A | TOV1 | CH1MAX |
| Reset: |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 25. TIM Channel Status and Control Registers (TSC0, TSC1)
CHxF — Channel x Flag Bit
When channel $x$ is an input capture channel, CHxF is set when an active edge occurs on the channel $x$ pin. When channel $x$ is an output compare channel, CHxF is set when the value in the TIM counter registers matches the value in the TIM channel $x$ registers.
Clear CHxF by reading the TIM channel $x$ status and control register with
CHxF set and then writing a logic 0 to CHxF .
$1=$ Input capture or output compare on channel $x$
CHxIE - Channel x Interrupt Enable Bit
$1=$ Channel $\times$ CPU interrupt requests enabled
MSxB, MSxA, ELSxB, and ELSxA
Table 7. Mode, Edge, and Level Selection

| MSxB | MSxA | ELSxB | ELSxA | Mode | Configuration |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 | Output preset | Pin under port control; initial output level high |
| X | 1 | 0 | 0 |  | Pin under port control; initial output level low |
| 0 | 0 | 0 | 1 | Input capture | Capture on rising edge only |
| 0 | 0 | 1 | 0 |  | Capture on falling edge only |
| 0 | 0 | 1 | 1 |  | Capture on rising or falling edge |
| 0 | 1 | 0 | 1 | Output compare or PWM | Toggle output on compare |
| 0 | 1 | 1 | 0 |  | Clear output on compare |
| 0 | 1 | 1 | 1 |  | Set output on compare |
| 1 | X | 0 | 1 | Buffered output compare or buffered PWM | Toggle output on compare |
| 1 | X | 1 | 0 |  | Clear output on compare |
| 1 | X | 1 | 1 |  | Set output on compare |

TOVx — Toggle-On-Overflow Bit
1 = Channel x pin toggles on TIM counter overflow.
NOTE: When TOVx is set, a TIM counter overflow takes precedence over a channel $x$ output compare if both occur at the same time.

## Freescale Semiconductor, Inc.

## CHxMAX — Channel x Maximum Duty Cycle Bit

When the TOVx bit is at logic 1 , setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to 100\%. The CHxMAX bit takes effect in the cycle after it is set or cleared. The output stays at the 100\% duty cycle level until the cycle after CHxMAX is cleared.


CHxMAX $\qquad$
Figure 26. CHxMAX Latency

TIM Channel Registers

In input capture mode ( $\mathrm{MSxB}: \mathrm{MSxA}=0: 0$ ), reading the high byte of the TIM channel x registers (TCHxH) inhibits input captures until the low byte (TCHxL) is read.

In output compare mode (MSxB:MSxA $=0: 0$ ), writing to the high byte of the TIM channel $x$ registers ( TCHxH ) inhibits output compares until the low byte (TCHxL) is written.

| TCHOH \$0026 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset: |  |  |  | determin | after res |  |  |  |
| TCHOL \$0027 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Reset: |  |  |  | determin | after res |  |  |  |
| TCH1H \$0029 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|  | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset: |  |  |  | determin | after res |  |  |  |
| TCH1L \$002A | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |

Reset:
Indeterminate after reset

Figure 27. TIM Channel Registers (TCH0H:L, TCH1H:L)

## Analog-to-Digital Converter (ADC)

The ADC is an 8-bit, 4-channel analog-to-digital converter. The ADC module is only available on the MC68HC908QY2, MC68HC908QT2, MC68HC908QY4, and MC68HC908QT4.
Features of the ADC module include:

- 4 channels with multiplexed input
- Linear successive approximation with monotonicity
- 8-bit resolution
- Single or continuous conversion
- Conversion complete flag or conversion complete interrupt
- Selectable ADC clock


Figure 28. ADC Block Diagram

## Conversion Time

Conversion Time $=\frac{16 \text { ADC Clock Cycles }}{\text { ADC Clock Frequency }}$
Number of Bus Cycles $=$ Conversion Time $\times$ Bus Frequency

## Freescale Semiconductor, Inc.

ADC Status and Control Register

| \$003C | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | COCO | AIEN | ADCO | CH 4 | CH3 | CH 2 | CH 1 | CHO |
| Reset: | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

Figure 29. ADC Status and Control Register (ADSCR)
COCO - Conversions Complete Bit
When the AIEN bit is a logic 0 , the COCO is a read-only bit which is set each time a conversion is completed. This bit is cleared whenever ADSCR is written or whenever the ADR is read.

When the AIEN bit is a logic 1 (CPU interrupt enabled), COCO will always be logic 0 when read.
$1=$ Conversion completed (AIEN $=0$ )
AIEN — ADC Interrupt Enable Bit
1 = ADC interrupt enabled
ADCO - ADC Continuous Conversion Bit
1 = Continuous ADC conversion
0 = Single ADC conversion
CH[4:0] — ADC Channel Select Bits
NOTE: Startup from the ADC power off state requires one conversion cycle to stabilize.
Table 8. MUX Channel Select

| CH4 | CH3 | CH2 | CH1 | CH0 | ADC Channel | Input Select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | AD0 | PTA0 |
| 0 | 0 | 0 | 0 | 1 | AD1 | PTA1 |
| 0 | 0 | 0 | 1 | 0 | AD2 | PTA4 |
| 0 | 0 | 0 | 1 | 1 | AD3 | PTA5 |
| 0 | 0 | 1 | 0 | 0 | - |  |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | - | Unused $^{(1)}$ |
| 1 | 1 | 0 | 1 | 0 | - | Reserved $^{(2)}$ |
| 1 | 1 | 0 | 1 | 1 | - | Unused $^{(2)}$ |
| 1 | 1 | 1 | 0 | 0 | - | $V_{\text {DDA }}{ }^{(2)}$ |
| 1 | 1 | 1 | 0 | 1 | - | $V_{\text {SSA }}{ }^{(2)}$ |
| 1 | 1 | 1 | 1 | 0 | - | ADC power off |
| 1 | 1 | 1 | 1 | 1 |  | - |

1. If any unused channels are selected, the resulting ADC conversion will be unknown.
2. The voltage levels supplied from internal reference nodes, as specified in the table, are used to verify the operation of the ADC converter both in production test and for user applications.

## Freescale Semiconductor, Inc.

ADC Data Register This register is updated each time an ADC conversion completes.

| \$003E | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 |

Figure 30. ADC Data Register (ADR)

## ADC Input Clock

Register

| \$03F | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADIV2 | ADIV1 | ADIV0 | 0 | 0 | 0 | 0 | 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 31. ADC Input Clock Register (ADICLK)
ADIV2-ADIV0 - ADC Clock Prescaler Bits
Table 9. ADC Clock Divide Ratio

| ADIV2 ADIV1 ADIV0 ADC Clock Rate <br> 0 0 0 Bus clock $\div 1$ <br> 0 0 1 Bus clock $\div 2$ <br> 0 1 0 Bus clock $\div 4$ <br> 0 1 1 Bus clock $\div 8$ <br> 1 X X Bus clock $\div 16$ |
| :--- |
| X don't care |

## Input/Output (I/O) Ports

## Port A

Port A is an 6-bit special function port that shares all six of its pins with the keyboard interrupt (KBI) module. Each port A pin also has a software configurable pullup device if the corresponding port pin is configured as a general-purpose input port, a KBI input, or the $\overline{\mathrm{RQ}}$ input. PTA3 has a fixed pullup device when configured as RST.

NOTE: PTA2 is input only.

## Port A Data Register

| \$0000 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R | AWUL | PTA5 | PTA4 | PTA3 | PTA2 | PTA1 | PTA0 |
| Reset: | Unaffected by reset |  |  |  |  |  |  |  |
| unctions: |  |  | KBI5 | KBI4 | KBI3 | KBI2 | KBI1 | KBIO |
|  |  |  | AD3 | AD2 | RST | $\overline{\mathrm{IRQ}}$ | AD1 | ADO |
|  |  |  | OSC1 | OSC2 |  |  | TCH1 | TCH0 |

R = Reserved
Figure 32. Port A Data Register (PTA)

# Freescale Semiconductor, Inc. 

## PTA[5:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A (PTA2 is input only). Reset has no effect on port A data.

## AWUL - Auto Wakeup Latch Data Bit

This is a read-only bit which has the value of the auto wakeup interrupt request latch. The wakeup request signal is generated internally.

## Data Direction

 Register APort A Input Pullup Enable Register

| \$0004 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R | R | DDRA5 | DDRA4 | DDRA3 | 0 | DDRA1 | DDRAO |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | R | ese |  |  |  |  |  |  |

Figure 33. Data Direction Register A (DDRA)

DDRA[5:0] - Data Direction Register A Bits
1 = Corresponding port A pin configured as output
$0=$ Corresponding port A pin configured as input
\$000B
Bit 7

|  | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSC2EN |  | PTAPUE5 | PTAPUE4 | PTAPUE3 | PTAPUE2 | PTAPUE2 | PTAPUE0 |  |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 34. Port A Input Pullup Enable Register (PTAPUE)
OSC2EN - Enable Clock Output on OSC2 Pin
This read/write bit configures the OSC2 pin function as a reference frequency output when internal oscillator or RC oscillator option is selected.
This bit has no effect for the XTAL oscillator or external oscillator options.
1 = OSC2 pin outputs the internal or RC oscillator clock (BUSCLKX4)
PTAPUE[5:0] — Port A Input Pullup Enable Bits
1 = Corresponding port A pin configured to have internal pull if its DDRA bit is set to 0 and no alternate function such as $\mathrm{KBI}, \overline{\mathrm{IRQ}}$, or timer controls the pin.

## Freescale Semiconductor, Inc.

Port B

## Port B Data Register



Figure 35. Port B Data Register (PTB)
PTB[7:0] — Port B Data Bits
These read/write bits are software programmable. Data direction of each port $B$ pin is under the control of the corresponding bit in data direction register $B$. Reset has no effect on port B data.

## Data Direction

Register B

| \$0005 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DDRB7 | DDRB6 | DDRB5 | DDRB4 | DDRB3 | DDRB2 | DDRB1 | DDRB0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 36. Data Direction Register B (DDRB)
DDRB[7:0] — Data Direction Register B Bits
1 = Corresponding port B pin configured as output
$0=$ Corresponding port B pin configured as input
Port B Input Pullup Enable Register

Port B is an 8-bit general purpose I/O port. Port B is only available on the MC68HC908QY1, MC68HC908QY2, and MC68HC908QY4.


Figure 37. Port B Input Pullup Enable Register (PTBPUE)
PTBPUE[7:0] — Port B Input Pullup Enable Bits
These read/write bits are software programmable to enable pullup devices on port B pins

1 = Corresponding port B pin configured to have internal pull if its DDRB bit is set to 0

# Freescale Semiconductor, Inc. 

## Keyboard Interrupt Module (KBI)

Features of the keyboard interrupt module include:

- Six keyboard interrupt pins with separate keyboard interrupt enable bits and one keyboard interrupt mask
- Pullup device if input pin is configured as a keyboard interrupt input
- Programmable edge-only or edge and level interrupt sensitivity
- Exit from low-power modes


Figure 38. Keyboard Interrupt Block Diagram

| \$001A | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | 0 | KEYF | ACKK | IMASKK | MODEK |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 39. Keyboard Status and Control Register (KBSCR)
KEYF - Keyboard Flag Bit
1 = Keyboard interrupt pending
ACKK — Keyboard Acknowledge Bit
Writing a logic 1 to this write-only bit clears the keyboard interrupt request on port A and auto wakeup logic. ACKK always reads as logic 0 .

IMASKK— Keyboard Interrupt Mask Bit
1 = Keyboard interrupt requests masked (disabled)
MODEK — Keyboard Triggering Sensitivity Bit
1 = Keyboard interrupt requests on falling edges and low levels
$0=$ Keyboard interrupt requests on falling edges only

Keyboard Interrupt
Enable Register

| \$001B | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read: | 0 | AWUIE | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIE0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

Figure 40. Keyboard Interrupt Enable Register (KBIER)
KBIE5-KBIE0 - Port A Keyboard Interrupt Enable Bits
$1=$ KBIx pin enabled as keyboard interrupt pin
NOTE: AWUIE bit is not used in conjunction with the keyboard interrupt feature. To see a description of this bit, see Auto Wakeup Module (AWU).

## Auto Wakeup Module (AWU)

Features of the auto wakeup module include:

- One internal interrupt with separate interrupt enable bit, sharing the same keyboard interrupt vector and keyboard interrupt mask bit.
- Exit from low-power stop mode without external signals.
- Selectable timeout periods of 16 milliseconds or 512 milliseconds.
- Dedicated low power internal oscillator separate from the main system clock sources.


## Freescale Semiconductor, Inc.



Figure 41. Auto Wakeup Interrupt Request Generation Logic

NOTE: The typical values of the periodic wake-up request are (at room temperature):

- COPRS = 0: 650 ms @ $5 \mathrm{~V}, 950 \mathrm{~ms}$ @ 3 V
- COPRS = 1: 16 ms @ $5 \mathrm{~V}, 23 \mathrm{~ms}$ @ 3 V

Input/Output
Registers

The AWU shares registers with the keyboard interrupt (KBI) module and the port A I/O module. The following I/O registers control and monitor operation of the AWU:

- Port A data register (PTA)
- Keyboard interrupt status and control register (KBSCR)
- Keyboard interrupt enable register (KBIER)

Port A Data Register

Address: \$0000

| \$0000 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | AWUL | PTA5 | PTA4 | PTA3 | PTA2 | PTA1 | PTA0 |
| Reset: | 0 | 0 |  |  | Unaffec | by reset |  |  |

Figure 42. Port A Data Register (PTA)

## Freescale Semiconductor, Inc.

## AWUL — Auto Wake-Up Latch

This is a read-only bit which has the value of the auto wake-up interrupt request latch. The wake-up request signal is generated internally. There is no PTA6 port or any of the associated bits such as PTA6 data direction or pullup bits.

1 = Auto wake-up interrupt request is pending
NOTE: PTA5-PTAO bits are not used in conjuction with the auto wake-up feature. To see a description of these bits, see Port A Data Register.

## Keyboard Status and Control Register

| \$001A |
| :--- |
| Bit 7 | | 0 | 0 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset: | 0 | 0 | 0 | 0 | KEYF | ACKK | IMASKK |
| MODEK |  |  |  |  |  |  |  |

Figure 43. Keyboard Status and Control Register (KBSCR)
KEYF — Keyboard Flag Bit
$1=$ Keyboard interrupt pending
ACKK — Keyboard Acknowledge Bit
Writing a logic 1 to this write-only bit clears the keyboard interrupt request on port A and auto wakeup logic. ACKK always reads as logic 0.

> IMASKK— Keyboard Interrupt Mask Bit $$
1 \text { = Keyboard interrupt requests masked (disabled) }
$$

NOTE: MODEK is not used in conjuction with the auto wake-up feature. To see a description of this bit, see Keyboard Interrupt Module (KBI).

Keyboard Interrupt Enable Register

| \$001B | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read: | 0 | AWUIE | KBIE5 | KBIE4 | KBIE3 | KBIE2 | KBIE1 | KBIEO |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 44. Keyboard Interrupt Enable Register (KBIER)
AWUIE - Auto Wakeup Interrupt Enable Bit
This read/write bit enables the auto wake-up interrupt input to latch interrupt requests. Reset clears AWUIE.

1 = Auto wakeup enabled as interrupt input
NOTE: KBIE5-KBIEO bits are not used in conjuction with the auto wake-up feature. To see a description of these bits, see Keyboard Interrupt Module (KBI).

# Freescale Semiconductor, Inc. 

## Break Module

Break Status and Control Register

This section describes the breakpoint module which works in conjunction with third-party development software to allow development of debugging of application systems.


Figure 45. Break Status and Control Register (BRKSCR)
BRKE - Break Enable Bit
This read/write bit enables breaks on break address register matches.
1 = Breaks enabled on 16-bit address match
$0=$ Breaks disabled
BRKA - Break Active Bit
This read/write status and control bit is set when a break address match occurs. Writing a logic 1 to BRKA generates a break interrupt. Clear BRKA by writing a logic 0 to it before exiting the break routine.

1 = Break address match

The break address registers (BRKH and BRKL) contain the high and low bytes of the desired breakpoint address.

| \$FE09 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 46. Break Address Register High (BRKH)

| \$FEOA | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 47. Break Address Register Low (BRKL)

## Break Auxiliary Register

The break auxiliary register (BRKAR) contains a bit that enables software to disable the COP while the MCU is in a state of break interrupt with monitor mode.


Figure 48. Break Auxiliary Register (BRKAR)
BDCOP — Break Disable COP Bit
1 = COP disabled during break interrupt

## Break Flag Control Register

The break control register (BFCR) contains a bit that enables software to clear status bits while the MCU is in a break state.

| \$FE03 | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BCFE | R | R | R | R | R | R | R |
| Reset: | 0 |  |  |  |  |  |  |  |
|  | R | Rese |  |  |  |  |  |  |

Figure 49. Break Flag Control Register (BFCR)
BCFE - Break Clear Flag Enable Bit
This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set.

1 = Status bits clearable during break
$0=$ Status bits not clearable during break

The break status register (BSR) is reserved for use in supporting third party emulation systems.


Figure 50. Break Status Register (BSR)

## Condensed Electrical Characteristics

> For more detailed information refer to the MC68HC908QY4 Data Sheet (Motorola document order number MC68HC908QY4/D).

## 5-Volt DC Electrical Characteristics

| Characteristic ${ }^{(1)}$ | Symbol | Min | Typ ${ }^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ supply current $\begin{aligned} & \text { Run, fop }=4 \mathrm{MHz}^{(3)} \\ & \text { Wait } \\ & \text { Stop }^{(4)},-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{I}_{\mathrm{DD}}$ | - | $\begin{aligned} & 7 \\ & 5 \\ & 1 \end{aligned}$ | $\begin{gathered} 10 \\ 5.5 \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| POR rearm voltage ${ }^{(6)}$ | $\mathrm{V}_{\text {POR }}$ | 0 | - | 100 | mV |
| POR rise time ramp rate ${ }^{(7)}$ | $\mathrm{R}_{\text {POR }}$ | 0.035 | - | - | $\mathrm{V} / \mathrm{ms}$ |
| Monitor mode entry voltage | $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | $V_{D D}+2.5$ | - | 9.1 | V |
| Pullup resistors ${ }^{(8)}$ RST, $\overline{\mathrm{IRQ}}, \mathrm{PTAO}$-PTA5, PTB0-PTB7 | $\mathrm{R}_{\mathrm{PU}}$ | 16 | 26 | 36 | k $\Omega$ |
| Low-voltage inhibit reset, trip falling voltage | $\mathrm{V}_{\text {TRIPF }}$ | 3.90 | 4.20 | 4.50 | V |
| Low-voltage inhibit reset, trip rising voltage | $\mathrm{V}_{\text {TRIPR }}$ | 4.00 | 4.30 | 4.60 | V |
| Low-voltage inhibit reset/recover hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ | - | 100 | - | mV |

1. $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$, unless otherwise noted.
2. Typical values reflect average measurements at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Run (operating) $I_{D D}$ measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All ports configured as inputs. Measured with all modules enabled.
4. Wait $\mathrm{I}_{\mathrm{DD}}$ measured using external square wave clock source ( $\mathrm{f}_{\mathrm{OP}}=4 \mathrm{MHz}$ ); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. All ports configured as inputs.
5. All ports configured as inputs. All ports driven 0.2 V or less from rail. No dc loads. On the 8-pin versions, port B is configured as inputs with pullups enabled.
6. Maximum is highest voltage that POR is guaranteed.
7. If minimum $V_{D D}$ is not reached before the internal POR reset is released, $\overline{R S T}$ must be driven low externally until minimum $V_{D D}$ is reached.
8. $\mathrm{R}_{\mathrm{PU} 1}$ and $\mathrm{R}_{\mathrm{PU} 2}$ are measured at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$.

## 5-Volt Control Timing

| Characteristic $^{(1)}$ | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Internal operating frequency ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{OP}}$ | - | 8 | MHz |
| $\overline{\text { RST input pulse width low }^{(3)}} \quad 1 \mathrm{t}_{\mathrm{IRL}}$ | 750 | - | ns |  |

1. $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$; timing shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{SS}}$, unless otherwise noted.
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

Freescale Semiconductor, Inc.

## 5-Volt Oscillator Characteristics

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Internal oscillator frequency | $\mathrm{f}_{\text {INTCLK }}$ | - | 12.8 | - | MHz |
| Crystal frequency, XTALCLK | $\mathrm{f}_{\text {OSCXCLK }}$ | 8 | - | 16 | MHz |
| RC oscillator frequency, RCCLK | $\mathrm{f}_{\text {RCCLK }}$ | 2 | - | 12 | MHz |
| External clock reference frequency ${ }^{(1)}$ | $\mathrm{f}_{\text {OSCXCLK }}$ | dc | - | 16 | MHz |

1. No more than $10 \%$ duty cycle deviation from $50 \%$.


Figure 51. RC versus Frequency (5 Volts @ $25^{\circ} \mathrm{C}$ )

## 3-Volt DC Electrical Characteristics

| Characteristic ${ }^{(1)}$ | Symbol | Min | Typ ${ }^{(2)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \text { supply current } \\ & \text { Run, } \mathrm{f}_{\mathrm{OP}}=2 \mathrm{MHz}^{(3)} \\ & \text { Wait, }^{\mathrm{O}}=2 \mathrm{MHz}^{(4)} \\ & \text { Stop }^{(5)},-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{I}_{\mathrm{DD}}$ | - | 5 1 1 | $\begin{gathered} 8 \\ 2.5 \\ 5 \end{gathered}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| POR rearm voltage ${ }^{(6)}$ | $\mathrm{V}_{\text {POR }}$ | 0 | - | 100 | mV |
| POR rise time ramp rate ${ }^{(7)}$ | $\mathrm{R}_{\text {POR }}$ | 0.035 | - | - | $\mathrm{V} / \mathrm{ms}$ |
| Monitor mode entry voltage | $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{HI}}$ | $\mathrm{V}_{\mathrm{DD}}+2.5$ | - | $\mathrm{V}_{\mathrm{DD}}+4.0$ | V |
| $\begin{aligned} & \text { Pullup resistors }{ }^{(8)} \\ & \text { RST, } \\ & \hline \text { IRQ, PTA0-PTA5, PTB0-PTB7 } \end{aligned}$ | $R_{\text {PU }}$ | 16 | 26 | 36 | $\mathrm{k} \Omega$ |
| Low-voltage inhibit reset, trip falling voltage | $\mathrm{V}_{\text {TRIPF }}$ | 2.40 | 2.55 | 2.70 | V |
| Low-voltage inhibit reset, trip rising voltage | $\mathrm{V}_{\text {TRIPR }}$ | 2.50 | 2.65 | 2.80 | V |
| Low-voltage inhibit reset/recover hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ | - | 60 | - | mV |

1. $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$, unless otherwise noted.
2. Typical values reflect average measurements at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Run (operating) $I_{D D}$ measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run $\mathrm{I}_{\mathrm{DD}}$. Measured with all modules enabled.
4. Wait $\mathrm{I}_{\mathrm{DD}}$ measured using external square wave clock source ( $\mathrm{f}_{\mathrm{OP}}=4 \mathrm{MHz}$ ); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects wait $\mathrm{I}_{\mathrm{DD}}$.
5. All ports configured as inputs. All ports driven 0.2 V or less from rail. No dc loads. On the 8 -pin versions, port B is configured as inputs with pullups enabled.
6. Maximum is highest voltage that POR is guaranteed.
7. If minimum $V_{D D}$ is not reached before the internal POR reset is released, $\overline{R S T}$ must be driven low externally until minimum $V_{D D}$ is reached.
8. $R_{P U 1}$ and $R_{P U 2}$ are measured at $V_{D D}=5.0 \mathrm{~V}$

## 3-Volt Control Timing

| Characteristic $^{(1)}$ | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Internal operating frequency ${ }^{(2)}$ | $\mathrm{f}_{\mathrm{OP}}$ | - | 4 | MHz |
| ${\text { RST input pulse width } \text { low }^{(3)}}^{\text {(1) }}$ | $\mathrm{t}_{\mathrm{IRL}}$ | 1.5 | - | $\mu \mathrm{S}$ |

1. $\mathrm{V}_{\mathrm{DD}}=2.7$ to $3.3 \mathrm{Vdc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$; timing shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $70 \% \mathrm{~V}_{\mathrm{DD}}$, unless otherwise noted.
2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

Freescale Semiconductor, Inc.

## 3-Volt Oscillator Characteristics

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Internal oscillator frequency | $\mathrm{f}_{\text {INTCLK }}$ | - | 12.8 | - | MHz |
| Crystal frequency, XTALCLK | $\mathrm{f}_{\text {OSCXCLK }}$ | 1 | - | 16 | MHz |
| RC oscillator frequency, RCCLK | $\mathrm{f}_{\text {RCCLK }}$ | 2 | - | 12 | MHz |
| External clock reference frequency ${ }^{(1)}$ | $\mathrm{f}_{\text {OSCXCLK }}$ | dc | - | 16 | MHz |

1. No more than $10 \%$ duty cycle deviation from $50 \%$


Figure 52. RC versus Frequency (3 Volts @ $25^{\circ} \mathrm{C}$ )

## Typical Supply Currents



Figure 53. Typical Operating $I_{D D}$, with All Modules Turned On $\left(25^{\circ} \mathrm{C}\right)$

## Freescale Semiconductor, Inc.



Figure 54. Typical Wait Mode $\mathrm{I}_{\mathrm{DD}}$, with ADC Turned On ( $25^{\circ} \mathrm{C}$ )

## Analog-to-Digital Converter Characteristics

| Characteristic | Symbol | Min | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DDAD }}$ | $\begin{gathered} 2.7 \\ \left(\mathrm{~V}_{\mathrm{DD}} \min .\right) \end{gathered}$ | $\begin{gathered} 5.5 \\ \left(\mathrm{~V}_{\mathrm{DD}} \max .\right) \end{gathered}$ | V | - |
| Input voltages | $\mathrm{V}_{\text {ADIN }}$ | $\mathrm{V}_{S S}$ | $V_{\text {DD }}$ | V | - |
| Resolution | $\mathrm{B}_{\text {AD }}$ | 8 | 8 | Bits | - |
| Absolute accuracy | $\mathrm{A}_{\text {AD }}$ | $\pm 0.5$ | $\pm 1.5$ | LSB | Includes quantization |
| ADC internal clock | $\mathrm{f}_{\text {ADIC }}$ | 0.5 | 1.048 | MHz | $\mathrm{t}_{\mathrm{ADIC}}=1 / \mathrm{f}_{\mathrm{ADIC}},$ <br> tested only at 1 MHz |
| Conversion range | $\mathrm{R}_{\text {AD }}$ | $\mathrm{V}_{S S}$ | $V_{\text {DD }}$ | V | - |
| Power-up time | $\mathrm{t}_{\text {ADPU }}$ | 16 | - | $\mathrm{t}_{\text {ADIC }}$ cycles | $\mathrm{t}_{\text {ADIC }}=1 / \mathrm{f}_{\text {ADIC }}$ |
| Conversion time | $\mathrm{t}_{\text {ADC }}$ | 16 | 17 | $\mathrm{t}_{\text {ADIC }}$ cycles | $\mathrm{t}_{\text {ADIC }}=1 / \mathrm{f}_{\text {ADIC }}$ |
| Sample time ${ }^{(1)}$ | $t_{\text {ADS }}$ | 5 | - | $\mathrm{t}_{\text {ADIC }}$ cycles | $t_{\text {ADIC }}=1 / \mathrm{f}_{\text {ADIC }}$ |
| Zero input reading ${ }^{(2)}$ | $\mathrm{Z}_{\text {ADI }}$ | 00 | 01 | Hex | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ |
| Full-scale reading ${ }^{(3)}$ | $\mathrm{F}_{\text {ADI }}$ | FE | FF | Hex | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| Input capacitance | $\mathrm{C}_{\text {ADI }}$ | - | 8 | pF | Not tested |
| Input leakage ${ }^{(3)}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ | - |

1. Source impedances greater than $10 \mathrm{k} \Omega$ may adversely affect internal $R C$ charging time during input sampling.
2. Zero-input/full-scale reading requires sufficient decoupling measures for accurate conversions.
3. The external system error caused by input leakage current is approximately equal to the product of $R$ source and input current.

## Freescale Semiconductor, Inc.

## Memory Characteristics

| Characteristic | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| RAM data retention voltage | $\mathrm{V}_{\text {RDR }}$ | 1.3 | - | V |
| FLASH program bus clock frequency | - | 1 | - | MHz |
| FLASH read bus clock frequency | $\mathrm{f}_{\text {Read }}{ }^{(1)}$ | 0 | 8M | Hz |
| FLASH page erase time $<1 \mathrm{~K}$ cycles $<10 \mathrm{~K}$ cycles | $t_{\text {Erase }}{ }^{(2)}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ | - | ms |
| FLASH mass erase time | $\mathrm{t}_{\text {MErase }}{ }^{(3)}$ | 4 | - | ms |
| FLASH PGM/ERASE to HVEN set up time | $\mathrm{t}_{\text {NVS }}$ | 10 | - | $\mu \mathrm{s}$ |
| FLASH high-voltage hold time | $\mathrm{t}_{\mathrm{NVH}}$ | 5 | - | $\mu \mathrm{s}$ |
| FLASH high-voltage hold time (mass erase) | $\mathrm{t}_{\mathrm{NVHL}}$ | 100 | - | $\mu \mathrm{S}$ |
| FLASH program hold time | $\mathrm{t}_{\text {PGS }}$ | 5 | - | $\mu \mathrm{S}$ |
| FLASH program time | $t_{\text {PROG }}$ | 30 | 40 | $\mu \mathrm{S}$ |
| FLASH return to read time | $t_{\text {RCV }}{ }^{(4)}$ | 1 | - | $\mu \mathrm{S}$ |
| FLASH cumulative program hv period | $\mathrm{t}_{\mathrm{HV}}{ }^{(5)}$ | - | 4 | ms |
| FLASH row erase endurance ${ }^{(6)}$ | - | 10 k | - | Cycles |
| FLASH row program endurance ${ }^{(7)}$ | - | 10 k | - | Cycles |
| FLASH data retention time ${ }^{(8)}$ | - | 10 | - | Years |

1. $f_{\text {Read }}$ is defined as the frequency range for which the FLASH memory can be read.
2. If the page erase time is longer than $\mathrm{t}_{\text {Erase }}(\mathrm{Min})$, there is no erase disturb, but it reduces the endurance of the FLASH memory.
3. If the mass erase time is longer than $\mathrm{t}_{\text {MErase }}(\mathrm{Min})$, there is no erase disturb, but it reduces the endurance of the FLASH memory.
4. $t_{R C V}$ is defined as the time it needs before the FLASH can be read after turning off the high voltage charge pump, by clearing HVEN to logic 0.
5. $\mathrm{t}_{\mathrm{HV}}$ is defined as the cumulative high voltage programming time to the same row before next erase. $t_{\mathrm{HV}}$ must satisfy this condition: $t_{\mathrm{NVS}}+\mathrm{t}_{\mathrm{NVH}}+\mathrm{t}_{\text {PGS }}+\left(\mathrm{t}_{\mathrm{PROG}} \times 32\right) \leq \mathrm{t}_{\mathrm{HV}}$ maximum.
6. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase/program cycles.
7. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase/program cycles.
8. The FLASH is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.

# Freescale Semiconductor, Inc. 

## Revision History

| Date | Revision Level | Description | Page Number(s) |
| :---: | :---: | :---: | :---: |
| September, 2002 | N/A | Initial release | N/A |
| $\begin{aligned} & \text { December, } \\ & 2002 \end{aligned}$ | 1.0 | Table 1. MC Order Numbers - Added ordering information for 8-pin dual flat no lead (DFN) package. | 1 |
|  |  | Features - Added 8-pin DFN package. | 3 |
|  |  | Figure 2. MCU Pin Assignments - Figure updated to include DFN packages. | 5 |
|  |  | Figure 3. Memory Map - Clarified illegal address and unimplemented memory. | 7 |
|  |  | Figure 4. Control, Status, and Data Registers - Corrected bit definitions for Port A Data Register (PTA) and Data Direction Register A (DDRA). | 8 |
|  |  | SIM Reset Status Register - Clarified description of ILAD bit. | 16 |
|  |  | Figure 32. Port A Data Register (PTA) — Corrected bit definition for PTA7. | 35 |
|  |  | Figure 33. Data Direction Register A (DDRA) - Corrected bit definitions for DDRA7 and DDRA6. | 36 |
|  |  | Keyboard Interrupt Module (KBI) — Section reworked to remove reference to auto wakeup module. | 38 |
|  |  | Auto Wakeup Module (AWU) - Added description of AWU module. | 39 |
|  |  | Condensed Electrical Characteristics - Section updated. | 44 |

## Freescale Semiconductor, Inc.

## HOW TO REACH US:

## USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217

1-303-675-2140 or 1-800-441-2447

## JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:<br>Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334<br>TECHNICAL INFORMATION CENTER:<br>1-800-521-6274<br>home page:<br>http://motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

## M MOTOROLA

Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
© Motorola, Inc. 2002


[^0]:    1. The time between each FLASH address change, or the time between the last FLASH address programmed to clearing PGM bit, must not exceed the maximum programming time, tPROG maximum.
