# Low-Voltage 1.8/2.5/3.3V 16-Bit Buffer

# With 3.6 V–Tolerant Inputs and Outputs (3–State, Inverting)

The 74VCX16240 is an advanced performance, inverting 16–bit buffer. It is designed for very high–speed, very low–power operation in 1.8 V, 2.5 V or 3.3 V systems.

When operating at 2.5 V (or 1.8 V) the part is designed to tolerate voltages it may encounter on either inputs or outputs when interfacing to 3.3 V busses. It is guaranteed to be over-voltage tolerant to 3.6 V.

The 74VCX16240 is nibble controlled with each nibble functioning identically, but independently. The control pins may be tied together to obtain full 16-bit operation. The 3-state outputs are controlled by an Output Enable ( $\overline{OEn}$ ) input for each nibble. When  $\overline{OEn}$  is LOW, the outputs are on. When  $\overline{OEn}$  is HIGH, the outputs are in the high impedance state.

#### Features

- Designed for Low Voltage Operation:  $V_{CC} = 1.65 \text{ V} 3.6 \text{ V}$
- 3.6V Tolerant Inputs and Outputs
- High Speed Operation: 2.5 ns max for 3.0 V to 3.6 V

3.0 ns max for 2.3 V to 2.7 V 6.0 ns max for 1.65 V to 1.95 V

• Static Drive:

 $\pm 24$  mA Drive at 3.0 V  $\pm 18$  mA Drive at 2.3 V  $\pm 6$  mA Drive at 1.65 V


- Supports Live Insertion and Withdrawal
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0 V$
- Near Zero Static Supply Current in All Three Logic States (20 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds ±250 mA @ 125°C
- ESD Performance: Human Body Model >2000 V; Machine Model >200 V
- All Devices in Package TSSOP are Inherently Pb-Free\*




# ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAM





WW = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
74VCX16240DT	TSSOP (Pb–Free)	39 / Rail
74VCX16240DTR	TSSOP (Pb–Free)	2500 / Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. 48–Lead Pinout (Top View)

#### Figure 3. IEC Logic Diagram

23 015

#### Table 1. PIN NAMES

Pins	Function
OEn	Output Enable Inputs
D0-D15	Inputs
O0-O15	Outputs

D15 26

#### **TRUTH TABLE**

OE1	D0:3	O0:3	OE2	D4:7	O4:7	OE3	D8:11	O8:11	OE4	D12:15	012:15
L	L	Н	L	L	Н	L	L	Н	L	L	Н
L	Н	L	L	Н	L	L	Н	L	L	Н	L
Н	Х	Z	Н	Х	Z	Н	Х	Z	Н	Х	Z

H = High Voltage Level;

L = Low Voltage Level;

Z = High Impedance State;

X = High or Low Voltage Level and Transitions Are Acceptable, for I<sub>CC</sub> reasons, DO NOT FLOAT Inputs

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	$-0.5 \leq V_l \leq +4.6$		V
Vo	DC Output Voltage	$-0.5 \le V_{O} \le +4.6$	Output in 3-State	V
		$-0.5 \leq V_O \leq V_{CC} + 0.5$	Note 1; Outputs Active	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	$V_{O} > V_{CC}$	mA
lo	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. I<sub>O</sub> absolute maximum rating must be observed.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage Operati Data Retention Operati	0	3.3 3.3	3.6 3.6	V
VI	Input Voltage	-0.3		3.6	V
Vo	Output Voltage (Active Sta (3–Sta	,		V <sub>CC</sub> 3.6	V
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 3.0 V – 3.6 V			-24	mA
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 3.0 V - 3.6 V			24	mA
I <sub>OH</sub>	HIGH Level Output Current, $V_{CC}$ = 2.3 V – 2.7 V			–18	mA
I <sub>OL</sub>	LOW Level Output Current, $V_{CC}$ = 2.3 V – 2.7 V			18	mA
I <sub>OH</sub>	HIGH Level Output Current, V <sub>CC</sub> = 1.65 V – 1.95 V			-6	mA
I <sub>OL</sub>	LOW Level Output Current, V <sub>CC</sub> = 1.65 V – 1.95 V			6	mA
T <sub>A</sub>	Operating Free–Air Temperature			+85	°C
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate, V <sub>IN</sub> from 0.8 V to 2.0 V, V <sub>CC</sub> = 3.0 V	0		10	ns/V

#### DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = −40°		
Symbol	Characteristic	Condition	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage (Note 2)	$1.65 \text{ V} \le \text{V}_{\text{CC}} < 2.3 \text{ V}$	$0.65 \times V_{CC}$		V
		$2.3~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 2.7~\textrm{V}$	1.6		1
		$2.7 \text{ V} < \text{V}_{\text{CC}} \le 3.6 \text{ V}$	2.0		1
VIL	LOW Level Input Voltage (Note 2)	$1.65 \text{ V} \le \text{V}_{\text{CC}} < 2.3 \text{ V}$		0.35 x V <sub>CC</sub>	V
		$2.3 \text{ V} \le \text{V}_{\text{CC}} \le 2.7 \text{V}$		0.7	1
		$2.7 \text{ V} < \text{V}_{\text{CC}} \le 3.6 \text{ V}$		0.8	1
V <sub>OH</sub>	HIGH Level Output Voltage	1.65 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V; I <sub>OH</sub> = -100 $\mu A$	V <sub>CC</sub> – 0.2		V
		V <sub>CC</sub> = 1.65 V; I <sub>OH</sub> = -6 mA	1.25		1
		V <sub>CC</sub> = 2.3 V; I <sub>OH</sub> = -6 mA	2.0		1
		$V_{CC} = 2.3 \text{ V}; \text{ I}_{OH} = -12 \text{ mA}$	1.8		1
		$V_{CC} = 2.3 \text{ V}; \text{ I}_{OH} = -18 \text{ mA}$	1.7		1
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -12 \text{ mA}$	2.2		1
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -18 \text{ mA}$	2.4		1
		$V_{CC} = 3.0 \text{ V}; \text{ I}_{OH} = -24 \text{ mA}$	2.2		1
V <sub>OL</sub>	LOW Level Output Voltage	1.65 V $\leq$ V_{CC} $\leq$ 3.6 V; I_{OL} = 100 $\mu A$		0.2	V
		V <sub>CC</sub> = 1.65 V; I <sub>OL</sub> = 6 mA		0.3	1
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 12 mA		0.4	1
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 18 mA		0.6	1
		V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 12 mA		0.4	1
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 18 mA		0.4	1
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 24 mA		0.55	1
l <sub>l</sub>	Input Leakage Current	1.65 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V; 0 V $\leq$ V <sub>I</sub> $\leq$ 3.6 V		±5.0	μA
I <sub>OZ</sub>	3-State Output Current	1.65 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V; 0 V $\leq$ V <sub>O</sub> $\leq$ 3.6 V; VI $=$ VIH or VIL		±10	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{CC}$ = 0 V; V <sub>I</sub> or V <sub>O</sub> = 3.6 V		10	μA
I <sub>CC</sub>	Quiescent Supply Current (Note 3)	1.65 V $\leq$ V_{CC} $\leq$ 3.6 V; V_I = GND or V_{CC}		20	μA
		$1.65 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}; \ 3.6 \text{ V} \leq \text{V}_{I}, \ \text{V}_{O} \leq 3.6 \text{ V}$		±20	μA
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.7 \text{ V} < \text{V}_{\text{CC}} \le 3.6 \text{ V}; \text{ V}_{\text{IH}} = \text{V}_{\text{CC}} - 0.6 \text{ V}$		750	μA

2. These values of  $V_I$  are used to test DC electrical characteristics only. 3. Outputs disabled or 3-state only.

					T <sub>A</sub> = -40°	°C to +85°C			
			V <sub>CC</sub> = 3.0	V to 3.6 V	V <sub>CC</sub> = 2.3	V to 2.7 V	$V_{CC} = 1.6$	5 to 1.95V	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Input to Output	1	0.8 0.8	2.5 2.5	1.0 1.0	3.0 3.0	1.5 1.5	6.0 6.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time to High and Low Level	2	0.8 0.8	3.5 3.5	1.0 1.0	4.1 4.1	1.5 1.5	8.2 8.2	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time From High and Low Level	2	0.8 0.8	3.5 3.5	1.0 1.0	3.8 3.8	1.5 1.5	7.8 7.8	ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew (Note 5)			0.5 0.5		0.5 0.5		0.75 0.75	ns

#### **AC CHARACTERISTICS** (Note 4; $t_R = t_F = 2.0 \text{ ns}$ ; $C_L = 30 \text{ pF}$ ; $R_L = 500 \Omega$ )

4. For  $C_L = 50$  pF, add approximately 300 ps to the AC maximum specification.

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

#### AC CHARACTERISTICS ( $t_R = t_F = 2.0 \text{ ns}$ ; $C_L = 50 \text{ pF}$ ; $R_L = 500 \Omega$ )

				T <sub>A</sub> = −40°C	to +85°C		
			V <sub>CC</sub> = 3.0	W to 3.6V	V <sub>CC</sub> =	= 2.7V	
Symbol	Parameter	Waveform	Min	Мах	Min	Max	Unit
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Input to Output	3	1.0 1.0	3.9 3.9		5.3 5.3	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time to High and Low Level	4	1.0 1.0	5.0 5.0		6.1 6.1	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time From High and Low Level	4	1.0 1.0	4.4 4.4		4.8 4.8	ns
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew (Note 6)			0.5 0.5		0.5 0.5	ns

 6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.

#### DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Characteristic	Condition	<b>Typical</b> (T <sub>A</sub> = +25°C)	Unit
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 7)	$V_{CC}$ = 1.8 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}$ , $V_{IL}$ = 0 V	0.25	V
		$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}, \ V_{IL}$ = 0 V	0.6	
		$V_{CC}$ = 3.3 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC},V_{IL}$ = 0 V	0.8	
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 7)	$V_{CC}$ = 1.8 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}, \ V_{IL}$ = 0 V	-0.25	V
		$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}, \ V_{IL}$ = 0 V	-0.6	
		$V_{CC}$ = 3.3 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}, \ V_{IL}$ = 0 V	-0.8	
V <sub>OHV</sub>	Dynamic HIGH Valley Voltage (Note 8)	$V_{CC}$ = 1.8 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}, \ V_{IL}$ = 0 V	1.5	V
		$V_{CC}$ = 2.5 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}, \ V_{IL}$ = 0 V	1.9	
		$V_{CC}$ = 3.3 V, $C_L$ = 30 pF, $V_{IH}$ = $V_{CC}, \ V_{IL}$ = 0 V	2.2	


7. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

8. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the HIGH state.


#### **CAPACITIVE CHARACTERISTICS**

Symbol	Parameter	Condition	Typical	Unit
C <sub>IN</sub>	Input Capacitance	Note 9	6	pF
C <sub>OUT</sub>	Output Capacitance	Note 9	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Note 9, 10 MHz	20	pF


9.  $V_{CC} = 1.8 \text{ V}, 2.5 \text{ V} \text{ or } 3.3 \text{ V}; \text{ V}_{I} = 0 \text{ V} \text{ or } \text{ V}_{CC}.$ 



**WAVEFORM 1 - PROPAGATION DELAYS**  $t_{R} = t_{F} = 2.0$  ns, 10% to 90%; f = 1 MHz;  $t_{W} = 500$  ns WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES  $t_R$  =  $t_F$  = 2.0 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 ns



		V <sub>CC</sub>				
Symbol	3.3 V $\pm$ 0.3 V	2.5 V $\pm$ 0.2 V	1.8 V $\pm$ 0.15 V			
V <sub>IH</sub>	2.7 V	V <sub>CC</sub>	V <sub>CC</sub>			
V <sub>m</sub>	1.5 V	V <sub>CC</sub> /2	V <sub>CC</sub> /2			
V <sub>x</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V	V <sub>OL</sub> + 0.15 V			
Vy	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.15 V	V <sub>OH</sub> – 0.15 V			





#### Table 3. TEST CIRCUIT

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V at V <sub>CC</sub> = $3.3 \pm 0.3$ V; V <sub>CC</sub> × 2 at V <sub>CC</sub> = $2.5 \pm 0.2$ V; $1.8 \pm 0.15$ V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

 $C_L$  = 30 pF or equivalent (Includes jig and probe capacitance)

 $R_L = 500 \ \Omega$  or equivalent (instance) is use pro- $R_L = 500 \ \Omega$  or equivalent  $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )






WAVEFORM 3 - PROPAGATION DELAYS  $t_{R}$  =  $t_{F}$  = 2.0 ns, 10% to 90%; f = 1 MHz;  $t_{W}$  = 500 ns

WAVEFORM 4 - OUTPUT ENABLE AND DISABLE TIMES  $t_{R}$  =  $t_{F}$  = 2.0 ns, 10% to 90%; f = 1 MHz;  $t_{W}$  = 500 ns

#### Figure 6. AC Waveforms

Table 4. AC \	NAVEFORMS
---------------	-----------

	V <sub>CC</sub>		
Symbol	3.3 V $\pm$ 0.3 V	2.7 V	
V <sub>IH</sub>	2.7 V	2.7 V	
V <sub>m</sub>	1.5 V	1.5 V	
V <sub>x</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.3 V	
Vy	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.3 V	



#### Table 5. TEST CIRCUIT

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V at V <sub>CC</sub> = 3.3 ± 0.3 V; V <sub>CC</sub> × 2 at V <sub>CC</sub> = 2.5 ± 0.2 V; 1.8 ± 0.15 V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND


 $C_L = 50 \text{ pF}$  or equivalent (Includes jig and probe capacitance)  $R_L = 500 \Omega$  or equivalent  $R_T = Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )

#### PACKAGE DIMENSIONS

TSSOP DT SUFFIX CASE 1201-01 **ISSUE A** 

- н

> -



- G

- NOTES:
   DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
   DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
   PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
   TERMINAL NUMBERS ARE SHOWN FOR
- MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		S INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.40	12.60	0.488	0.496
В	6.00	6.20	0.236	0.244
C		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.50 BSC		0.0197 BSC	
H	0.37		0.015	
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.17	0.27	0.007	0.011
K1	0.17	0.23	0.007	0.009
L	7.95	8.25	0.313	0.325
М	0 °	8 °	0 °	8 °

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and o do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and ot vary in different applications and actual performance may vary over time. All operating parameters which may be provided in solut. C and the event and/or specifications can and to vary in different applications and actual performance may vary over time. All operating parameters which may be provided in solut. C and the solut of the solut of thers. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applica

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

74VCX16240/D