

CMOS 8-bit Single Chip Microcomputer

Description


The CXP7400P10 is a CMOS 8-bit microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time-base timer, capture timer/counter, remote control receive circuit, PWM output, and the like besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP7400P10 also provides the sleep/stop functions that enable lower power consumption.

The CXP7400P10 is the PROM-incorporated version of the CXP740056/740096/740010 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

Features


- A wide instruction set (211 instructions) which covers various types of data.
 - 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle
 - 167ns at 24MHz operation (4.5 to 5.5V)
 - 333ns at 12MHz operation (2.7 to 5.5V)
 - 122 μ s at 32kHz operation (2.7 to 5.5V)
- Incorporated PROM capacity 120K bytes
- Incorporated RAM capacity 4096 bytes
- Peripheral functions
 - A/D converter 8 bits, 8 channels, successive approximation method
(Conversion time 10.3 μ s at 24MHz)
 - Serial interface Start-stop synchronization (UART), 1 channel
Incorporated buffer RAM (Auto transfer for 1 to 32 bytes), 2 channels
8-bit clock synchronization (MSB/LSB first selectable), 1 channel
 - Timer 8-bit timer 2 channels, 8-bit timer/counter 2 channels,
19-bit time-base timer, 16-bit capture timer/counter
32kHz timer/counter
 - Remote control receive circuit Noise elimination circuit
8-bit pulse measuring counter, 6-stage FIFO
 - PWM output 12 bits, 2 channels
- Interruption 22 factors, 15 vectors, multi-interruption possible
- Standby mode Sleep/stop
- Package 100-pin plastic QFP/LQFP




Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram

Pin Assignment (Top View) 100-pin QFP package

Note) 1. V_{PP} (Pin 90) is left open.
2. V_{SS} (Pins 41 and 88) are both connected to GND.

Pin Assignment (Top View) 100-pin LQFP package

Note) 1. Vpp (Pin 88) is left open.
2. Vss (Pins 39 and 86) are both connected to GND.

Pin Description



Symbol	I/O	Description	
PA0 to PA7	I/O	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the program in a unit of single bits. (8 pins)	
PB0 to PB3	I/O	(Port B) 8-bit I/O port. I/O can be set in a unit of single bits.	16-bit timer/counter rectangular wave output.
PB4/TO2	I/O/Output	Incorporation of pull-up resistor can be set through the program in a unit of single bits.	Serial clock I/O (CH2).
PB5/SCK2	I/O/I/O	Serial data output (CH2).	
PB6/SO2	I/O/Output	Serial data input (CH2).	
PB7/SI2	I/O/Input	Serial data input (CH2).	
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the program in a unit of single bits. (8 pins)	
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Can drive 12mA sink current. Incorporation of pull-up resistor can be set through the program in a unit of single bits. (8 pins)	
PE0/INT0	Input/Input	(Port E) 8-bit port. Lower 2 bits are for input; upper 6 bits are for output. (8 pins)	External interrupt inputs. (2 pins)
PE1/INT2	Input/Input		
PE2/PWM0	Output/Output		12-bit PWM outputs. (2 pins)
PE3/PWM1	Output/Output		
PE4 to PE7	Output		
PF0/AN4 to PF7/AN11	I/O/Input	(Port F) 8-bit I/O port. I/O can be set in a unit of single bits. PF4 to PF7 can be set in a unit of single bits as standby release inputs. Incorporation of pull-up resistor can be set through the program in a unit of single bits. (8 pins)	Analog inputs to A/D converter. (8 pins)

Symbol	I/O	Description	
PG0/TxD	I/O/Output	(Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the program in a unit of single bits. (8 pins)	UART transmission data output.
PG1/RxD	I/O/Input		UART reception data input.
PG2/ <u>EC0</u>	I/O/Input		External event input for 8-bit timer/counter 0.
PG3/ <u>EC1</u>	I/O/Input		External event input for 8-bit timer/counter 2.
PG4/ <u>EC2</u>	I/O/Input		External event input for 16-bit timer/counter.
PG5/INT3	I/O/Input		External interrupt inputs. (2 pins)
PG6/INT4	I/O/Input		
PG7/CINT	I/O/Input		External capture input to 16-bit timer/counter.
PH0 to PH7	Output	(Port H) 8-bit output port. Operated as N-ch open drain output for medium voltage drive (12V) and large current (12mA). (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the program in a unit of single bits. (7 pins)	Remote control receiver circuit input.
PI2/ <u>NMI</u>	I/O/Input		Non-maskable interrupt input.
PI3/TO0/ ADJ	I/O/Output/ Output		Output for the 8-bit timer/counter 1 rectangular waves and TEX oscillation frequency demultiplication.
PI4/INT1/ CS1	I/O/Input/ Input		External interrupt input. Chip select input for serial interface (CH1).
PI5/ <u>SCK1</u>	I/O/I/O		Serial clock I/O (CH1).
PI6/SO1	I/O/Output		Serial data output (CH1).
PI7/SI1	I/O/Input		Serial data input (CH1).
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. I/O can be set in a unit of single bits. Standby release input can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the program in a unit of single bits. (8 pins)	
PK1/TX	Input	(Port K) 7-bit port. Lower 2 bits are for input; upper 5 bits are for I/O. I/O can be set in a unit of single bits. For PK3 to PK7, incorporation of pull-up resistor can be set through the program in a unit of single bits. (7 pins)	Crystal connectors for 32-kHz timer/counter clock oscillation circuit. For usage as event counter, connect clock oscillation source to TEX, and leave TX open.
PK2/TEX	Input/Input		Serial clock I/O (CH0).
PK3/ <u>SCK0</u>	I/O/I/O		Serial data output (CH0).
PK4/SO0	I/O/Output		Serial data input (CH0).
PK5/SI0	I/O/Input		Chip select input for serial interface (CH0).
PK6/ <u>CS0</u>	I/O/Input		
PK7/TO1	I/O/Output		8-bit timer/counter 3 rectangular wave output.

Symbol	I/O	Description
AN0 to AN3	Input	Analog inputs to A/D converter. (4 pins)
EXTAL	Input	Connects a crystal for system clock oscillation. When a clock is supplied externally, input it to EXTAL pin and input a reversed phase clock to XTAL pin.
XTAL		
RST	Input	System reset; active at Low level.
V _{pp}		Positive power supply pin for incorporated PROM writing. Leave this pin open for normal operation. (Connected to V _{DD} internally.)
A V _{DD}		Positive power supply of A/D converter.
A V _{REF}	Input	Reference voltage input of A/D converter.
A V _{ss}		GND of A/D converter.
V _{DD}		Positive power supply.
V _{ss}		GND. Connect both V _{ss} pins to GND.



I/O Circuit Format for Pins

Pin	Circuit format	After a reset
PA0 to PA7 PB0 PB2 PC0 to PC7 18 pins	<p>Port A Port B Port C</p> <p>Pull-up resistor "0" after a reset Ports A, B, C data</p> <p>Ports A, B, C direction "0" after a reset</p> <p>Internal data bus RD (Ports A, B, C)</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z
PB1 PB3 2 pins	<p>Port B</p> <p>Pull-up resistor "0" after a reset Port B data</p> <p>Port B direction "0" after a reset</p> <p>Internal data bus RD (Port B)</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z
PB4/TO2 PI3/TO0/ADJ PK7/TO1 3 pins	<p>PortB Port I Port K</p> <p>Pull-up resistor "0" after a reset</p> <p>TO2, TO0/ADJ, TO1</p> <p>Ports B, I, K function select "0" after a reset</p> <p>Ports B, I, K data</p> <p>Ports B, I, K direction "0" after a reset</p> <p>Internal data bus RD (Ports B, I, K)</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z



Pin	Circuit format	After a reset
PB5/SCK2 PI5/SCK1 PK3/SCK0 3 pins	 <p>Port B Port I Port K</p> <p>Pull-up resistor "0" after a reset</p> <p>Output buffer capability "0" after a reset Output enable</p> <p>SCK2, SCK1, SCK0</p> <p>Ports B, I, K function select "0" after a reset</p> <p>Ports B, I, K data "0" after a reset</p> <p>Ports B, I, K direction "0" after a reset</p> <p>Internal data bus</p> <p>RD (Ports B, I, K)</p> <p>SCK2, SCK1, SCK0</p> <p>Schmitt input</p> <p>IP</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z
PB6/SO2 PG0/TxD PI6/SO1 PK4/SO0 4 pins	 <p>Port B Port G Port I Port K</p> <p>Pull-up resistor "0" after a reset</p> <p>Output buffer capability "0" after a reset Output enable</p> <p>SO2, TxD, SO1, SO0</p> <p>Ports B, G, I, K function select "0" after a reset</p> <p>Ports B, G, I, K data "0" after a reset</p> <p>Ports B, G, I, K direction "0" after a reset</p> <p>Internal data bus</p> <p>RD (Ports B, G, I, K)</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z

Pin	Circuit format	After a reset
PB7/SI2 PG1/RxD PG2/EC0 PG3/EC1 PG4/EC2 PG5/INT3 PG6/INT4 PG7/CINT PI1/RMC PI2/NMI PI4/INT1/CS1 PI7/SI1 PK5/SI0 PK6/CS0	<p>Port B Port G Port I Port K</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z
14 pins		
PD0 to PD7	<p>Port D</p> <p>*1 Large current 12mA (VDD = 4.5 to 5.5V) 4.5mA (VDD = 2.7 to 3.3V)</p> <p>*2 Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z
8 pins		
PE0/INT0 PE1/INT2	<p>Port E</p>	Hi-Z
2 pins		

Pin	Circuit format	After a reset
PE2/PWM0 PE3/PWM1 2 pins	<p>Port E</p> <p>PWM0, PWM1</p> <p>Port E function select "0" after a reset</p> <p>Port E data</p> <p>Internal data bus</p> <p>RD (Port E)</p> <p>Hi-Z by writing to Port E data register or Port E function select register → Output active</p>	Hi-Z
PE4 PE5 2 pins	<p>Port E</p> <p>Port E data</p> <p>Internal data bus</p> <p>RD (Port E)</p> <p>Hi-Z by writing to Port E data register → Output active</p>	Hi-Z
PE6 1 pin	<p>Port E</p> <p>Port E data "1" after a reset</p> <p>Internal data bus</p> <p>RD (Port E)</p>	"H" level
PE7 1 pin	<p>Port E</p> <p>Internal reset signal</p> <p>Port E data "1" after a reset</p> <p>Internal data bus</p> <p>RD (Port E)</p> <p>* Pull-up transistors approx. 150kΩ (VDD = 4.5 to 5.5V) approx. 200kΩ (VDD = 2.7 to 3.3V)</p>	<p>"H" level "H" level at ON resistance of pull-up transistor during a reset.</p>
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p>	Hi-Z

Pin	Circuit format	After a reset
PF0/AN4 to PF3/AN7 4 pins	 <p>Port F</p> <p>Pull-up resistor</p> <p>"0" after a reset</p> <p>Port F data</p> <p>Port F direction</p> <p>"0" after a reset</p> <p>Internal data bus</p> <p>RD (Port F)</p> <p>Port F function select</p> <p>"0" after a reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z
PF4/AN8 to PF7/AN11 4 pins	 <p>Port F</p> <p>Pull-up resistor</p> <p>"0" after a reset</p> <p>Port F data</p> <p>Port F direction</p> <p>"0" after a reset</p> <p>Internal data bus</p> <p>RD (Port F)</p> <p>Port F function select</p> <p>"0" after a reset</p> <p>Standby release</p> <p>Edge detection</p> <p>Polarity select</p> <p>"0" after a reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 150kΩ (VDD = 2.7 to 3.3V)</p>	Hi-Z

Pin	Circuit format	After a reset
PH0 to PH7 8 pins	<p>Port H</p> <p>Port H data</p> <p>"1" after a reset</p> <p>Internal data bus</p> <p>RD (Port H)</p> <p>* High tension proof 12V Large current 12mA ($V_{DD} = 4.5$ to 5.5V) 4.5mA ($V_{DD} = 2.7$ to 3.3V)</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p> <p>Pull-up resistor</p> <p>"0" after a reset</p> <p>Port J data</p> <p>Port J direction</p> <p>"0" after a reset</p> <p>Internal data bus</p> <p>RD (Port J)</p> <p>Standby release</p> <p>Edge detection</p> <p>Polarity select</p> <p>"0" after a reset</p> <p>* Pull-up transistors approx. $100\text{k}\Omega$ ($V_{DD} = 4.5$ to 5.5V) approx. $150\text{k}\Omega$ ($V_{DD} = 2.7$ to 3.3V)</p>	Hi-Z
PK1/TX PK2/TEX 2 pins	<p>Port K</p> <p>TEX oscillation circuit control</p> <p>"1" after a reset</p> <p>Internal data bus</p> <p>RD (Port K)</p> <p>Internal data bus</p> <p>RD (Port K)</p> <p>Schmitt input</p> <p>Clock input</p> <p>PK2/TEX</p> <p>IP</p> <p>IP</p> <p>PK1/TX</p>	Oscillation stop port input

Pin	Circuit format	After a reset
EXTAL XTAL 2 pins	 <p>Diagram shows circuit configuration during oscillation. When program stops the oscillation, the feedback register disconnects, and XTAL is driven at "H" level.</p>	Oscillation
\overline{RST} 1 pin	 <p>Mask option Pull-up resistor Schmitt input</p>	"L" level (during a reset)

Absolute Maximum Ratings

(Vss = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{pp}	-0.3 to +13.0	V	Incorporated PROM
	AV _{DD}	AV _{ss} to +7.0* ¹	V	
	AV _{ss}	-0.3 to +0.3	V	
	AV _{REF}	AV _{ss} to +7.0	V	
Input voltage	V _{IN}	-0.3 to +7.0* ²	V	
Output voltage	V _{OUT}	-0.3 to +7.0* ²	V	
High level output current	I _{OH}	-5	mA	Output (value per pin)
High level total output current	ΣI_{OH}	-50	mA	Total for all output pins
Low level output current	I _{OL}	15	mA	All pins excluding large current outputs (value per pin)
	I _{OLC}	20	mA	Large current outputs (value per pin) * ³
Low level total output current	ΣI_{OL}	100	mA	Total for all output pins
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package
		380		LQFP package

*¹ AV_{DD} and V_{DD} must be set to the same voltage.*² V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.*³ The large current output pins are Port D and H (PD, PH).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks		
Supply voltage	V _{DD}	4.5	5.5	V	f _c = 24MHz or less	Guaranteed operation range for 1/2 and 1/4 frequency dividing clock	
		2.7	5.5	V	f _c = 12MHz or less		
		2.7	5.5	V	Guaranteed operation range for 1/16 frequency dividing clock or sleep mode		
		2.7	5.5	V	Guaranteed operation range for TEX		
		2.5	5.5	V	Guaranteed data hold operation range during stop mode		
Analog voltage	A _{VDD}	2.7	5.5	V	*1		
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2, *6		
		0.8V _{DD}	V _{DD}	V	*2, *7		
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input*3		
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL pin*4, *6, TEX pin*5, *6		
		V _{DD} - 0.2	V _{DD} + 0.2	V	EXTAL pin*4, *7, TEX pin*5, *7		
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2, *6		
		0	0.2V _{DD}	V	*2, *7		
	V _{IIS}	0	0.2V _{DD}	V	Hysteresis input*3		
	V _{ILEX}	-0.3	0.4	V	EXTAL pin*4, *6, TEX pin*5, *6		
		-0.3	0.2	V	EXTAL pin*4, *7, TEX pin*5, *7		
Operating temperature	T _{opr}	-20	+75	°C			

*1 A_{VDD} and V_{DD} must be set to the same voltage.

*2 Normal input port (PA, PB0, PB2, PB4, PB6, PC, PD, PF, PG0, PI3, PI6, PJ, PK1, PK2, PK4, PK7)

*3 RST, PB1, PB3, PB5/SCK2, PB7/SI2, PE0/INT0, PE1/INT2, PG1/RxD, PG2/EC0, PG3/EC1, PG4/EC2, PG5/INT3, PG6/INT4, PG7/CINT, PI1/RMC, PI2/NMI, PI4/INT1/CS1, PI5/SCK1, PI7/SI1, PK3/SCK0, PK5/SI0, PK6/CS0

*4 Specifies only when the external clock is input.

*5 Specifies only when the external event count is input.

*6 This case applies to the range of 4.5 to 5.5V supply voltage (V_{DD}).

*7 This case applies to the range of 2.7 to 5.5V supply voltage (V_{DD}).

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to $5.5V$)

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF to PG, PI to PJ, PK3 to PK7	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
		PB5, PB6 ^{*1} , PG0 ^{*1} , PI5, PI6 ^{*1} , PK3, PK4 ^{*1}	V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
		PA to PD, PE2 to PE7, PF to PG, PI to PJ, PK3 to PK7	V _{DD} = 4.5V, I _{OH} = -1.0mA	4.0			V
		PB5, PB6 ^{*1} , PG0 ^{*1} , PI5, PI6 ^{*1} , PK3, PK4 ^{*1}	V _{DD} = 4.5V, I _{OH} = -2.4mA	3.5			V
Low level output voltage	V _{OL}	PA to PD, PE2 to PE7, PF to PG, PI to PJ, PK3 to PK7	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
		PD, PH	V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
		PD, PH	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	µA
	I _{IIE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	µA
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IL} = 5.5V	0.1		10	µA
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	µA
	I _{IIR}	RST ^{*2}	V _{DD} = 5.5V, V _{IL} = 0.4V	-1.5		-400	µA
	I _{IIL}	PA to PD ^{*3} , PF to PG ^{*3} , PI to PK ^{*3}				-45	µA
		AN0 to AN3 RST ^{*2}	V _{DD} = 4.5V, V _{IL} = 4.0V	-2.78			µA
I/O leakage current	I _{Iz}	PA to PD ^{*3} , PF to PG ^{*3} , PI to PK ^{*3} , PE, AN0 to AN3 RST ^{*2}	V _{DD} = 5.5V VI = 0, 5.5V			±10	µA
Open drain output leakage current (N-ch Tr off state)	I _{LLOH}	PH	V _{DD} = 5.5V V _{OH} = 12V			50	µA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Supply current ^{*4}	IDD1	VDD	24MHz crystal oscillation (C ₁ = C ₂ = 15pF)		50	62	mA
			V _{DD} = 5V ± 0.5V				
	IDDS1		Sleep mode		1.8	9.0	mA
			V _{DD} = 5V ± 0.5V				
	IDDS2		32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		43	80	μA
			V _{DD} = 3V ± 0.3V				
	IDDS3		Sleep mode		13	40	μA
			V _{DD} = 3V ± 0.3V				
			Stop mode (Termination of EXTAL and TEX pins crystal oscillation)			10	μA
			V _{DD} = 5V ± 0.5V				
Input capacity	C _{IN}	PA to PD, PE0 to PE1, PF to PG, PI to PK, AN0 to AN3, EXTAL, RST	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

*1 This case applies that Port B buffer capability switching register (BUFB: 010F4h, bits 6 and 5 = "1, 1") and Ports G/I/K buffer capability switching register (BUFG: 010F5h, bits 0, 3, 4, 5 and 6 = "1, 1, 1, 1, 1") are ON.

*2 RST pin specifies the input current when the pull-up resistor is selected, and specifies the leakage current when no resistor is selected.

*3 PA to PD, PF to PG and PI to PK pins specify the input current when the pull-up resistor is selected, and specify the leakage current when no resistor is selected.

*4 When all output pins are open.

Electrical Characteristics**DC Characteristics** ($V_{DD} = 2.7$ to $3.3V$)

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF to PG, PI to PJ, PK3 to PK7	$V_{DD} = 2.7V$, $I_{OH} = -0.12mA$	2.5			V
		PB5, PB6 ^{*1} , PG0 ^{*1} , PI5, PI6 ^{*1} , PK3, PK4 ^{*1}	$V_{DD} = 2.7V$, $I_{OH} = -0.45mA$	2.1			V
		PD, PH	$V_{DD} = 2.7V$, $I_{OH} = -0.24mA$	2.5			V
		PD, PH	$V_{DD} = 2.7V$, $I_{OH} = -0.90mA$	2.1			V
Low level output voltage	V _{OL}	PA to PD, PE2 to PE7, PF to PG, PI to PJ, PK3 to PK7	$V_{DD} = 2.7V$, $I_{OL} = 1.0mA$			0.25	V
		PD, PH	$V_{DD} = 2.7V$, $I_{OL} = 1.4mA$			0.4	V
		PD, PH	$V_{DD} = 2.7V$, $I_{OL} = 4.5mA$			0.9	V
Input current	I _{IHE}	EXTAL	$V_{DD} = 3.3V$, $V_{IH} = 3.3V$	0.3		20	μA
	I _{IIE}		$V_{DD} = 3.3V$, $V_{IL} = 0.3V$	-0.3		-20	μA
	I _{IHT}	TEX	$V_{DD} = 3.3V$, $V_{IL} = 3.3V$	0.1		10	μA
	I _{ILT}		$V_{DD} = 3.3V$, $V_{IL} = 0.4V$	-0.1		-10	μA
	I _{ILR}	RST ^{*2}	$V_{DD} = 3.3V$, $V_{IL} = 0.3V$	-0.9		-200	μA
	I _{IL}	PA to PD ^{*3} , PF to PG ^{*3} , PI to PK ^{*3}				-20	μA
		RST ^{*2}	$V_{DD} = 3.3V$, $V_{IL} = 2.7V$	-1.0			μA
I/O leakage current	I _{Iz}	PA to PD ^{*3} , PF to PG ^{*3} , PI to PK ^{*3} , PE, AN0 to AN3 RST ^{*2}	$V_{DD} = 3.3V$ $V_I = 0, 3.3V$			± 10	μA
Open drain output leakage current (N-ch Tr off state)	L _{LOH}	PH	$V_{DD} = 3.3V$ $V_{OH} = 12V$			50	μA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Supply current* ⁴	IDD1	VDD	12MHz crystal oscillation (C ₁ = C ₂ = 15pF)		12	30	mA
	IDDS1		VDD = 3.0V ± 0.3V* ³				
	IDDS3		Sleep mode VDD = 3.0V ± 0.3V		0.7	3.5	mA
			Stop mode (Termination of EXTAL and TEX pins crystal oscillation) VDD = 3.0V ± 0.3V			10	μA
Input capacity	C _{IN}	PA to PD, PE0 to PE1, PF to PG, PI to PK, AN0 to AN3, EXTAL, RST	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

*¹ This case applies that Port B buffer capability switching register (BUFB: 010F4h, bits 6 and 5 = "1, 1") and Ports G/I/K buffer capability switching register (BUFG: 010F5h, bits 0, 3, 4, 5 and 6 = "1, 1, 1, 1, 1") are ON.

*² RST pin specifies the input current when the pull-up resistor is selected, and specifies the leakage current when no resistor is selected.

*³ PA to PD, PF to PG and PI to PK pins specify the input current when the pull-up resistor is selected, and specify the leakage current when no resistor is selected.




*⁴ When all output pins are open.

AC Characteristics**(1) Clock timing**(Ta = -20 to +75°C, V_{DD} = 2.7 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2 V _{DD} = 4.5 to 5.5V	1		24	MHz
				1		12	
System clock input pulse width	t _{XL} , t _{XH}	EXTAL	Fig. 1, Fig. 2 V _{DD} = 4.5 to 5.5V External clock drive	28			ns
				37.5			
System clock input rise time, fall time	t _{CR} , t _{CF}	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t _{EH} , t _{EL}	EC	Fig. 3		t _{sys} + 50 ^{*1}		ns
Event count input clock rise time, fall time	t _{ER} , t _{EF}	EC	Fig. 3			20	ms
System clock frequency	fc	TEX TX	V _{DD} = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input clock pulse width	t _{TL} , t _{TH}	TEX	Fig. 3	10			μs
Event count input clock rise time, fall time	t _{TR} , t _{TF}	TEX	Fig. 3			20	ms

*1 t_{sys} indicates three values according to the contents of the clock control register (CLC: 000FEh) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied conditions****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0, CH1)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow SCK$ delay time	t _{DCSK}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 200	ns
$\overline{CS} \uparrow \rightarrow SCK$ floating delay time	t _{DCKSF}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 200	ns
$\overline{CS} \uparrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 200	ns
\overline{CS} High level width	t _{WHCS}	CS0 CS1	Chip select transfer mode	t _{sys} + 200		ns
\overline{SCK} cycle time	t _{KCY}	SCK0 SCK1	Input mode	2t _{sys} + 200		ns
		SCK0 SCK1	Output mode	8000/fc		ns
\overline{SCK} High and Low level width	t _{KH} t _{KL}	SCK0 SCK1	Input mode	t _{sys} + 100		ns
		SCK0 SCK1	Output mode	4000/fc - 50		ns
SI input setup time (for $SCK \uparrow$)	t _{SIK}	SI0 SI1	SCK input mode	-t _{sys} + 100		ns
		SI0 SI1	SCK output mode	200		ns
SI input hold time (for $SCK \uparrow$)	t _{KSI}	SI0 SI1	SCK input mode	2t _{sys} + 200		ns
		SI0 SI1	SCK output mode	100		ns
$SCK \downarrow \rightarrow SO$ delay time	t _{KSO}	SO0 SO1	SCK input mode		2t _{sys} + 200	ns
		SO0 SO1	SCK output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC: 000FEh)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (upper 2 bits = "00"), 4000/fc (upper 2 bits = "01"), 16000/fc (upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represent CS0, SCK0, SI0 and SO0 for CH0; they represent CS1, SCK1, SI1 and SO1 for CH1, respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Note 4) This case applies that Port I/K output buffer capability switching register (BUFG: 010F5h, bits 6, 5, 4 and 3 = "0, 0, 0, 0") is OFF.

Serial transfer (CH0, CH1)

(Ta = -20 to +75°C, VDD = 2.7 to 3.3V, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
$\overline{\text{CS}} \downarrow \rightarrow \overline{\text{SCK}}$ delay time	t _{DCSK}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 250	ns
$\overline{\text{CS}} \uparrow \rightarrow \overline{\text{SCK}}$ floating delay time	t _{DCSKF}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 250	ns
$\overline{\text{CS}} \downarrow \rightarrow \text{SO}$ delay time	t _{DCSO}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 250	ns
$\overline{\text{CS}} \uparrow \rightarrow \text{SO}$ floating delay time	t _{DCSOF}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 250	ns
$\overline{\text{CS}}$ High level width	t _{WHCS}	CS0 CS1	Chip select transfer mode	t _{sys} + 200		ns
$\overline{\text{SCK}}$ cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
		SCK1	Output mode	8000/fc		ns
$\overline{\text{SCK}}$ High and Low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
		SCK1	Output mode	4000/fc - 100		ns
SI input setup time (for $\overline{\text{SCK}} \uparrow$)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
		SI1	SCK output mode	200		ns
SI input hold time (for $\overline{\text{SCK}} \uparrow$)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 200		ns
		SI1	SCK output mode	100		ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 250	ns
		SO1	SCK output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC: 000FEh)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (upper 2 bits = "00"), 4000/fc (upper 2 bits = "01"), 16000/fc (upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represent CS0, SCK0, SI0 and SO0 for CH0; they represent CS1, SCK1, SI1
and SO1 for CH1, respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Note 4) This case applies that Port I/K output buffer capability switching register (BUFG: 010F5h, bits 6, 5, 4
and 3 = "1, 1, 1, 1") is ON.




Fig. 4. Serial transfer CH0, CH1 timing

Serial transfer (CH2)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
SCK cycle time	t _{KCY}	SCK2	Input mode	1000		ns
			Output mode	8000/fc		ns
SCK High and Low level widths	t _{KH} t _{KL}	SCK2	Input mode	400		ns
			Output mode	4000/fc – 50		ns
SI input setup time (for SCK↑)	t _{SIK}	SI2	SCK input mode	100		ns
			SCK output mode	200		ns
SI input hold time (for SCK↑)	t _{KSI}	SI2	SCK input mode	200		ns
			SCK output mode	100		ns
SCK↓ → SO delay time	t _{KSO}	SO2	SCK input mode		200	ns
			SCK output mode		100	ns

Note 1) tsys indicates three values according to the contents of the clock control register (CLC: 000FEh) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (upper 2 bits = "00"), 4000/fc (upper 2 bits = "01"), 16000/fc (upper 2 bits = "11")

Note 2) SCK, SI and SO represent SCK2, SI2 and SO2 for CH2, respectively.

Note 3) The load of SCK2 output mode and SO2 output delay time is 50pF + 1TTL.

Note 4) This case applies that Port B output buffer capability switching register (BUFB: 010F4h, bits 6 and 5 = "0, 0") is OFF.

Serial transfer (CH2)

(Ta = -20 to +75°C, VDD = 2.7 to 3.3V, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
SCK cycle time	t _{KCY}	SCK2	Input mode	1000		ns
			Output mode	8000/fc		ns
SCK High and Low level widths	t _{KH} t _{KL}	SCK2	Input mode	400		ns
			Output mode	4000/fc – 100		ns
SI input setup time (for SCK↑)	t _{SIK}	SI2	SCK input mode	100		ns
			SCK output mode	200		ns
SI input hold time (for SCK↑)	t _{KSI}	SI2	SCK input mode	200		ns
			SCK output mode	100		ns
SCK↓ → SO delay time	t _{KSO}	SO2	SCK input mode		250	ns
			SCK output mode		125	ns

Note 1) tsys indicates three values according to the contents of the clock control register (CLC: 000FEh) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (upper 2 bits = "00"), 4000/fc (upper 2 bits = "01"), 16000/fc (upper 2 bits = "11")

Note 2) SCK, SI and SO represent SCK2, SI2 and SO2 for CH2, respectively.

Note 3) The load of SCK2 output mode and SO2 output delay time is 50pF.

Note 4) This case applies that Port B output buffer capability switching register (BUFB: 010F4h, bits 6 and 5 = "1, 1") is ON.




Fig. 5. Serial transfer CH2 timing


(3) A/D converter characteristics

(Ta = -20 to +75°C, V_{DD} = AV_{DD} = 4.5 to 5.5V, AV_{REF} = 4.0 to AV_{DD}, V_{SS} = AV_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 5.0V			±2	LSB
Absolute error			V _{SS} = AV _{SS} = 0V			±3	LSB
Conversion time	t _{CONV}			31/f _{ADC} *3, *4			μs
Sampling time	t _{SAMP}			10/f _{ADC} *3, *4			μs
Reference input voltage	V _{REF}	AV _{REF}	V _{DD} = AV _{DD} = 4.5 to 5.5V	AV _{DD} - 0.5			V
Analog input voltage	V _{IAN}	AN0 to AN11		0			V
AV _{REF} current	I _{REF}	AV _{REF}	Operation mode		0.6	1.0	mA
	I _{REFS}		Sleep mode Stop mode 32kHz operation mode			10	μA

(Ta = -20 to +75°C, V_{DD} = AV_{DD} = 2.7 to 3.3V, AV_{REF} = 2.7 to AV_{DD}, V_{SS} = AV_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 3.0V			±2	LSB
Absolute error			V _{SS} = AV _{SS} = 0V			±3	LSB
Conversion time	t _{CONV}			31/f _{ADC} *3, *4			μs
Sampling time	t _{SAMP}			10/f _{ADC} *3, *4			μs
Reference input voltage	V _{REF}	AV _{REF}	V _{DD} = AV _{DD} = 2.7 to 3.3V	AV _{DD} - 0.3			V
Analog input voltage	V _{IAN}	AN0 to AN11		0			V
AV _{REF} current	I _{REF}	AV _{REF}	Operation mode		0.4	0.7	mA
	I _{REFS}		Sleep mode Stop mode 32kHz operation mode			10	μA



*1 V_{ZT}: Value at which the digital conversion value changes from 00h to 01h and vice versa.

*2 V_{FT}: Value at which the digital conversion value changes from FEh to FFh and vice versa.

*3 f_{ADC} indicates the below values due to the contents of bit 6 (CKS) of the A/D control register (ADC: 000F9h).

PS3 selected f_{ADC} = fc/4

PS4 selected f_{ADC} = fc/8

However, when PS3 is selected, fc is 12MHz or less.

*4 Sub clock operated t_{CONV} = 34/f_{TEX}
 t_{SAMP} = 10/f_{TEX}

Fig. 6. Definition of A/D converter terms

(4) Interruption, reset input (Ta = -20 to +75°C, VDD = 2.7 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
External interruption High and Low level widths	t_{IH} t_{IL}	INT0 INT1 INT2 INT3 <u>INT4</u> <u>NMI</u>		1		μs
Reset input Low level width	t_{RSL}	\overline{RST}		32/fc		μs





Fig. 7. Interruption input timing

Fig. 8. \overline{RST} input timing

Appendix








Fig. 9. Recommended oscillation circuit

Manufacturer	Model	fc (MHz)	C ₁ (pF)	C ₂ (pF)	Rd (Ω)	Circuit example	Remarks	
MURATA MFG CO., LTD.	CSA10.0MTZ	10.0	30	30	0 *1	(i)		
	CSA12.0MTZ	12.0						
	CSA16.00MXZ040	16.0	5	5				
	CST10.0MTW*	10.0	30	30		(ii)		
	CST12.0MTW*	12.0						
	CST16.00MXW0C1*	16.0	5	5				
RIVER ELETEC CORPORATION	HC-49/U03	8.0	18	18	330 *1	(i)		
		12.0	12	12				
		16.0	10	10				
KINSEKI LTD.	HC-49/U (-S)	8.0	10	10	0 *1			
		12.0	5	5				
		16.0	Open	Open				
Seiko Instruments Inc.	VTC-200 SP-T	32.768kHz	18	18	330k	(iii)	C _L = 12.5pF	


* Indicates types with on-chip grounding capacitor (C₁, C₂).

*1 XTAL series resistor (Rd = 500Ω or less) is hard to affect noise by ESD.


Characteristics Curve**IDD vs. VDD**
(fc = 24MHz, Ta = 25°C, Typical)**IDD vs. fc**
(VDD = 5.0V, Ta = 25°C, Typical)**IDD vs. VDD**
(fc = 12MHz, Ta = 25°C, Typical)**IDD vs. fc**
(VDD = 3.0V, Ta = 25°C, Typical)

Package Outline

Unit: mm



PACKAGE STRUCTURE	
PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g





PACKAGE STRUCTURE	
PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18μm

Package Outline

Unit: mm

**LEAD PLATING SPECIFICATIONS**

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18µm