T-52-31

Recent Additions CD54AC652/3A CD54ACT652/3A


Octal-Bus Transceiver/Register, 3-State

Non-Inverting

The RCA CD54AC652 and CD54ACT652 are 3-state-octalbus transceivers/registers that utitize the new RCA AD-VANCED CMOS LOGIC technology. The CD54AC652 and CD54ACT652 have non-inverting outputs. These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers, Output Enables OEAB and OEBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data, and a HIGH selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal-bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the Internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the realtime transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The CD54AC652 and CD54ACT652 are supplied in 24-lead dual-in-line ceramic packages (F suffix).



FUNCTIONAL DIAGRAM

Package Specifications

(See Section 11, Fig. 13)

Static Electrical Characteristics (Limits with black dots (•) are tested 100%.)

	TEST CONDITIONS		V _{cc}	AMBIENT TEMPERATURE (TA) - °C				<u> </u>
CHARACTERISTICS				+25		-55 to +125		UNITS
	ν _ι (۷)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	
Quiescent Supply Current (MSI) Icc	V _{CC} or GND	0	5.5	_	8•	_	160•	μΑ

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
CAB, CBA	1.25
SAB, SBA	1.2
OEAB	0.67
ŌĒBA	1.17
An, Bn	0.4

*Unit load is Δl_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

6-122___ 1684 A - 13

High-Reliability Advanced CMOS Logic ICs

Recent Additions CD54AC652/3A CD54ACT652/3A

CHARACTERISTICS	SYMBOL	V _{cc} (V)	-55 to	+125°C	- <i>5</i> 2-3
			MIN.	MAX.	UNITS
Propagation Delays: Store A Data to B Bus Store B Data to A Bus	tецн teнц	1.5 3.3* 5†		194 21.7 15.5•	ns
A Data to B Bus B Data to A Bus	tplH tpHL	1.5 3.3 5	3.7 2.4	178 19.9 14.2•	ns
Select to Data	tpLH tpHL	1.5 3.3 5		194 21.7 15.5•	ns
3-State Enabling/Disabling Time Bus to Output or Register to Output	tezi tezh telz tenz	1.5 3.3 5		194 23.3 15.5•	ns
Power Dissipation Capacitance	C _{PD} §	-			pF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OHV}	5	4 Typ. @ 25°C		V
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	Volp	5	4 Typ. @ 25° C		v
Input Capacitance	Cı	-	-	10	pF
3-State Output Capacitance	Co	_	_	15	pF



SWITCHING CHARACTERISTICS: ACT Series; t, t, = 3 ns, CL = 50 pF (Worst Case)

CHARACTERISTICS	SYMBOL	V _{cc} (V)	-55 to +		
			MIN.	MAX.	UNITS
Propagation Delays: Store A Data to B Bus Store B Data to A Bus	t _{PLH} t _{PHL}	5†	2.7	15.5•	ns
A Data to B Bus B Data to A Bus	t _{PLH} t _{PHL}	5	2.4	14,2•	ns
Select to Data	teur teur	5	2.7	15.5•	ns
3-State Enabling/Disabling Time Bus to Output or Register to Output	tezi. tezh telz tehz	5	2.7	15.5•	ns
Power Dissipation Capacitance	C _{PD} §	_			pF
Min. (Valley) Vон During Switching of Outher Outputs (Output Under Test Not Switching)	V _{он} у	5	4 Typ. @ 25° C		
Max. (Peak) Vol. During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP}	5	1 Typ. @ 25°C		V
Input Capacitance	Cı	_		10	pF
3-State Output Capacitance	Co	_	_	15	pF

*3.3 V: min. is @ 3.6 V max. is @ 3 V

 $\ensuremath{\S{C_{PD}}}$ is used to determine the dynamic power consumption, per package. For AC, $P_D = C_{PD}V_{CC^2}f_i + \Sigma \; (C_LV_{CC^2}f_o)$ For ACT, $P_D = V_{CC^2}C_{PD}\; f_i + \Sigma \; V_{CC^2}C_Lf_o + V_{CC}\; \Delta I_{CC}\; where \quad f_i = input\; frequency$

†5 V: mln. is @ 5.5 V max. is @ 4.5 V

fo = output frequency

(Limits with black dots (•) are tested 100%.)

CL = output load capacitance

Vcc = supply voltage

1685

6-123