## LV5769V/VZ <br> Bi-CMOS LSI <br> 1-channel Step-down Switching Regulator

## Overview

The LV5769V/VZ is a 1 -channel step-down switching regulator.

## Functions

- 1 channel step-down switching regulator controller.
- Frequency decrease function at pendent.
- Load-independent soft start circuit.
- ON/OFF function.
- Built-in pulse-by-pulse OCP circuit. It is detected by using ON resistance of an external MOS.
- Synchronous rectification
- Current mode control


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter |  | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | $V_{\text {IN }}$ max |  | 45 | V |
|  | $\mathrm{V}_{\text {IN }}$, SW |  |  | 45 | V |
|  | HDRV, CBOOT |  |  | 52 | V |
|  | LDRV |  |  | 6.0 | V |
|  | Between CBOOT to SW Between CBOOT to HDRV |  |  | 6.0 | V |
|  | EN, ILIM |  |  | $\mathrm{V}_{1 \mathrm{~N}^{+}}+0.3$ | V |
|  | Between VIN to ILIM |  |  | 1.0 | V |
|  | VDD |  |  | 6.0 | V |
|  | SS, FB, COMP,RT |  |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Allowable Power dissipation |  | Pd max | Mounted on a specified board. * | 0.74 | W |
| Operating temperature |  | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified board : $114.3 \mathrm{~mm} \times 76.1 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy board.

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

## LV5769V/VZ

Recommended Operating Range at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :--- | :---: |
| Supply voltage range | $\mathrm{V}_{\mathrm{IN}}$ |  | 8.5 to 42 | V |
| Error amplifier input voltage | $\mathrm{V}_{\mathrm{FB}}$ |  | 0 to 1.6 | V |
| Oscillatory frequency | $\mathrm{F}_{\mathrm{OSC}}$ |  | 80 to 500 | kHz |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Reference voltage block |  |  |  |  |  |  |
| Internal reference voltage | Vref | Including offset of E/A | 0.654 | 0.67 | 0.686 | V |
| 5 V power supply | $\mathrm{V}_{\mathrm{DD}}$ | IOUT $=0$ to 5 mA | 4.7 | 5.2 | 5.7 | V |
| Triangular waveform oscillator block |  |  |  |  |  |  |
| Oscillation frequency | Fosc | RT=220k $\Omega$ | 110 | 125 | 140 | kHz |
| Frequency variation | FOSC DV | $\mathrm{V}_{\text {IN }}=8.5$ to 32 V |  | 1 |  | \% |
| Oscillation frequency fold back detection voltage | VOSC FB | FB voltage detection after SS ends |  | 0.1 |  | V |
| Oscillation frequency after fold back | FOSC FB |  |  | $1 / 3 \mathrm{~F}_{\text {OSC }}$ |  | kHz |
| ON/OFF circuit block |  |  |  |  |  |  |
| IC start-up voltage | $V_{\text {EN }}$ on |  | 2.5 | 3.0 | 3.5 | V |
| IC off voltage | $V_{\text {EN }}$ off |  | 1.1 | 1.3 | 1.5 | V |
| Soft start circuit block |  |  |  |  |  |  |
| Soft start source current | ISS SC | $\mathrm{EN}>3.5 \mathrm{~V}$ | 4 | 5 | 6 | $\mu \mathrm{A}$ |
| Soft start sink current | ISS SK | $\mathrm{EN}<1 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 2 |  | mA |
| UVLO circuit block |  |  |  |  |  |  |
| UVLO lock release voltage | VUVLO |  |  | 8 |  | V |
| UVLO hysteresis | VUVLO H |  |  | 0.7 |  | V |
| Error amplifier |  |  |  |  |  |  |
| Input bias current | ${ }^{\text {I EA IN }}$ |  |  |  | 100 | nA |
| Error amplifier gain | GEA |  | 1000 | 1400 | 1800 | $\mu \mathrm{A} / \mathrm{V}$ |
| Sink output current | lea OSK | $\mathrm{FB}=1.0 \mathrm{~V}$ |  | -100 |  | $\mu \mathrm{A}$ |
| Source output current | IEA OSC | $\mathrm{FB}=0 \mathrm{~V}$ |  | 100 |  | $\mu \mathrm{A}$ |
| Current detection amplifier gain | GISNS |  |  | 1.5 |  |  |
| over current limiter circuit block |  |  |  |  |  |  |
| Reference current | ${ }^{\text {LIIM }}$ |  | -10\% | 18.5 | +10\% | $\mu \mathrm{A}$ |
| Over current detection comparator offset voltage | VLIM OFS |  | -5 |  | +5 | mV |
| Over current detection comparator common mode input range |  |  | $\mathrm{V}_{1 \mathrm{~N}}-0.45$ |  | $\mathrm{V}_{\mathrm{IN}}$ | V |
| PWM comparator |  |  |  |  |  |  |
| Input threshold voltage ( $\mathrm{FOSC}_{\mathrm{OS}}=125 \mathrm{kHz}$ ) | Vt max | Duty cycle = DMAX | 0.9 | 1.0 | 1.1 | V |
|  | Vt0 | Duty cycle = 0\% | 0.4 | 0.5 | 0.6 | V |
| Maximum ON duty | DMAX |  | 86 | 90 | 95 | \% |
| Output block |  |  |  |  |  |  |
| Output stage ON resistance (the upper side) | RONH |  |  | 5 |  | $\Omega$ |
| Output stage ON resistance (the under side) | RONL |  |  | 5 |  | $\Omega$ |
| Output stage ON current (the upper side) | ${ }^{\text {I ONH }}$ |  | 240 |  |  | mA |
| Output stage ON current (the under side) | ${ }^{\text {I ONL }}$ |  | 240 |  |  | mA |
| The whole device |  |  |  |  |  |  |
| Standby current | ${ }^{\text {I CCS }}$ | EN < 1V |  |  | 10 | $\mu \mathrm{A}$ |
| Mean consumption current | ICCA | $\mathrm{EN}>3.5 \mathrm{~V}$ |  | 3 |  | mA |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Security function |  |  |  |  |  |  |
| Protection function operating temperature at high temperature | TSD on | * Design certification |  | 170 |  | ${ }^{\circ} \mathrm{C}$ |
| Protection function hysteresis at high temperature | TSD hys | * Design certification |  | 30 |  | ${ }^{\circ} \mathrm{C}$ |

## Package Dimensions

unit: mm (typ)
3178B

SANYO : SSOP16(225mil)


## Pin Assignment



Block Diagram


Pin Function

| Pin No. | Pin name | Description |
| :---: | :---: | :---: |
| 1 | FB | Error amplifier reverse input pin. By operating the converter, the voltage of this pin becomes 0.67 V . <br> The voltage in which the output voltage is divided by an external resistance is applied to this pin. Moreover, when this pin voltage becomes 0.1 V or less after a soft start ends, the oscillatory frequency becomes $1 / 3$. |
| 2 | COMP | Error amplifier output pin. Connect a phase compensation circuit between this pin and GND. |
| 3 | EN | ON/OFF pin. |
| 4 | RT | Oscillation frequency setting pin. Resistance is connected with this pin between GND. |
| 5,13 | N.C. | No connection *2 |
| 6 | SW | Pin to connect with switching node. Upper part NchMOSFET external a source is connected with lower side NchMOSFET external a drain. |
| 7 | CBOOT | Bootstrap capacity connection pin. This pin becomes a GATE drive power supply of an external NchMOSFET. Connect a bypath capacitor between CBOOT and SW. |
| 8 | HDRV | An external the upper MOSFET gate drive pin. |
| 9 | LDRV | An external the lower MOSFET gate drive pin. |
| 10 | $V_{\text {DD }}$ | Power supply pin for an external the lower MOS-FET gate drive. |
| 11 | GND | Ground pin. Each reference voltage is based on the voltage of the ground pin. |
| 12 | SUBGND | It is connected with the GND pin of 11pin internally. *3 |
| 14 | VIN | Power supply pin. This pin is monitored by UVLO function. When the voltage of this pin becomes 8 V or more by UVLO function, The IC starts and the soft start function operates. |
| 15 | ILIM | Reference current pin for current detection. The sink current of about $18.5 \mu \mathrm{~A}$ flows to this pin. <br> When a resistance is connected between this pin and $\mathrm{V}_{I N}$ outside and the voltage applied to the SW pin is lower than the voltage of the terminal side of the resistance, the upper NchMOSFET is off by operating the current limiter comparator. This operation is reset with respect to each PWM pulse. |
| 16 | SS | Pin to connect a capacitor for soft start. A capacitor for soft start is charged by using the voltage of about $5 \mu \mathrm{~A}$. <br> This pin ends the soft start period by using the voltage of about 1.1 V and the frequency fold back function becomes active. |

*2: There is no problem even if it connects it with GND.
*3: Short-circuited and use 11 pin and 12 pin as GND.

## I/O pin equivalent circuit chart

Pin No .

Continued on next page.

Continued from preceding page.
Pin No.

Boot sequence, UVLO, and TSD operation


## Sequence of overcurrent protection



## Sample Application Circuit



■ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
$\square$ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
$\square$ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
$\square$ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
$\square$ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
■ Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of February, 2011. Specifications and information herein are subject to change without notice.

